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Kurzfassung
Die Integration der dezentralen Energieversorgung und die neuartigen
Lasten wie Elektrofahrzeuge, fu¨hren zu neuen Anforderungen hinsicht-
lich der Netzqualita¨t, Zuverla¨ssigkeit und Spannungsregelung im elek-
trischen Verteilnetz. Ein neuartiger leistungselektronsicher Konverter
hat sich als eine gute Technologie herausgestellt, um eine Spannungsre-
gulierung bereitzustellen, wa¨hrend die Lasten und die Integration von
dezentralen Energieerzeuger effizient verwaltet werden ko¨nnen. Dieses
neue Gera¨t ist der Smart Transformer (ST). Der ST ist ein Leistungs-
selektroniksystem, der wie ein Niederfrequenz-Transformator arbeiten
soll, jedoch mit reduziertem Volumen und Gewicht (aufgrund seines
Hochfrequenzbetriebs) und mit fortschrittschlichem Steuer- und Kom-
munikationssystem fu¨r die Anwendung in Verteilnetzen.
Das ST-Konzept wurde in der Fachliteratur ausfu¨hrlich diskutiert
und viele Architekturen wurden vorgeschlagen. Ein dreistufiges Sys-
tem, bestehend aus Mittlelspannungs-AC-DC-Wandler, einem DC-DC-
Wandler und einem ausgangsseitigen Wechselrichter stellt die vollsta¨ndige
Entkopplung zwischen einzelnen Stufen sicher. Damit ist es die beste
Option fu¨r die elektrischen Verteilnetze. Obwohl die Anzahl der Leis-
tungsverarbeitungsstufen definiert ist, ist die Konzeptualisierung und
das Design immer noch eine große Herausforderung, da eine grosse An-
zahl an Konvertertopologien fu¨r jede Stufe verfu¨gbar ist und diese un-
terschiedlich kombiniert werden ko¨nnen. Diese Arbeit beschreibt die
Konzeption und den Entwurf einer ST-Architektur fu¨r die Anwendung
in elektrischen Verteilnetzen, unter Beru¨cksichtigung der am besten ge-
eigneten Architekturen und Topologien.
Die unterschiedlichen ST-Architekturen werden in Kapitel 1 disku-
tiert und klassifiziert, wobei die Anzahl der Leistungsverarbeitungsstu-
fen und die Modularita¨t beru¨cksichtigt werden. Aufgrund der Mittel-
xix
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spannung bei der Leistungsumwandlung wird der modulare Ansatz ver-
wendet, um die Spannung zwischen den Modulen aufzuteilen, was den
Einsatz von Niederspannungskomponenten ermo¨glicht. Weitere Vortei-
le des modularen Ansatzes sind: Fehlertoleranz durch Redundanz, Ska-
lierbarkeit in Spannung und Leistung, Mo¨glichkeit zur Verwendung von
Niederspannungskomponenten (fu¨r bessere Performance und große Aus-
wahl an Komponenten). Die Stromrichter werden in Kapitel 2 disku-
tiert. Fu¨r die Mittelspannungs-Seite wird eine kaskadierte Vollbru¨cke
(CHB) als die aussichtsreichste Topologie identifiziert, wa¨hrend fu¨r die
DC-DC Stufe der Serien- Resonanzkonverter (SRC) und die Multiple
Active Bridge (MAB) gefunden werden. Der DC-DC Wandler ist die
komplizierteste Stufe der ST-Architektur, weshalb der SRC und der
MAB ein eigenes Kapitel in dieser Arbeit haben. Fu¨r die Niederspan-
nungsseite ko¨nnen die wohlbekannten Topologien (z.B. 3-Level oder 2-
Level Wechselrichter mit Spannungszwischenkreis) verwendet werden,
die ausgereift und industriell erprobt sind und daher in dieser Arbeit
nicht weiter untersucht werden. Der SRC Konverter ist in Kapitel 3
beschrieben, und ein optimiertes Design zur Verbesserung der Effizienz
und Zuverla¨ssigkeit wird vorgestellt. Zusa¨tzlich wird in diesem Kapi-
tel eine fehlertolerante Topologie des SRC vorgestellt. In gleicher Weise
beschreibt Kapitel 4 den MAB Konverter und ein optimiertes Design
zur Verbesserung der Effizienz und Kosten wird diskutiert. Der MAB
Konverter hat einen wichtigen Vorteil gegenu¨ber dem SRC: Die Steu-
erfa¨higkeit von Spannung und Strom. Daher wird die ST Architektur
mit dem MAB Konverter entwickelt.
Die Untersuchung zur optimalen Anzahl von Modulen der ST Archi-
tektur wird in Kapitel 5 durchgefu¨hrt. Abschließend werden in Kapitel
6 der Aufbau und die experimentelle Verifizierung eines Demonstrators
einer dreiphasigen ST Architektur basierend auf dem CHB und MAB
Konverter diskutiert. Der Hardware Prototyp wurde im Labor getestet
und die experimentellen Ergebnisse besta¨tigen die theoretische Analyse.
xx
Abstract
The large integration of renewable energy sources (RES) and intermit-
tent loads (e.g. electric vehicles) into the utility grid has imposed new
challenges to the electric distribution network with respect to the vol-
tage regulation, power quality and reliability. To keep the voltage reg-
ulated and improve the power quality of the electric distribution grid,
special devices such as online tap changer, STATCOM, etc, have been
normally used. In this context, a particular devices based on power
electronics converters has emerged as a promising technology to pro-
vide voltage regulation, while managing the loads and RES integration
efficiently. The device in question is the Smart Transformer (ST). The
ST is a power electronics system supposed to replace the traditional
low frequency transformer in the electric distribution grid, providing
isolation and voltage adaptation. In addition, the ST has an advanced
control system, enabling grid support, and operates in high frequency,
reducing the volume and weight of the system.
The ST has been widely discussed and many architectures have been
proposed. The three stages architecture composed by a Medium Voltage
(MV) AC-DC stage, a DC-DC stage and a Low Voltage (LV) DC-AC
stage has been demonstrated to be the most compelling configuration,
because it ensures better decoupling between the input and output vol-
tage, when compared to other architectures. Even though the number
of power processing stages is defined, the conceptualization and design
of the architecture are still very challenging, because of the broad op-
tions of power converters available for each stage, and how they can be
connected. In this context, this thesis investigates the most promising
architectures of the ST and power converters that should be used to
fulfill the aforementioned requirements.
The ST architectures are discussed and classified in Chapter 1, con-
xxi
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sidering the number of power processing stages and modularity. Be-
cause of the MV level involved on the power conversion, the modular
approach is used to share the voltage among the modules, allowing the
use of LV devices. Additional advantages of the modular approach are:
fault-tolerance through redundancy, scalability in voltage and power,
possibility to use low voltage rating devices (providing better perfor-
mance and broad choice of devices).
The power converters are reviewed and discussed in Chapter 2. For
the MV side, the Cascaded H-Bridge converter (CHB) is pointed out
as the most promising topology, while for the DC-DC stage the Series
Resonant Converter (SRC) and the Multiple Active Bridge (MAB) are
highlighted. The DC-DC stage is the most challenging one for imple-
menting the ST architecture, then the SRC and MAB have a dedicated
chapter for each of them in this thesis. For the LV stage, the well-
established topologies (e.g. 3 level voltage source inverter [VSI] or 2
level VSI) can be used, which are mature technology and, therefore, it
is not investigated further in this work. The SRC converter is inves-
tigated in Chapter 3, where an optimized design to improve efficiency
and reliability is presented. Additionally, a fault tolerant topology of
the SRC is also presented in this chapter. The Chapter 4 is dedicated to
the study of the MAB converter, in which a multi-objective optimiza-
tion design focusing on efficiency and cost is carried out. The MAB
converter has an important advantage over the SRC with respect to the
control voltage. Then, the MAB is highlighted as a promising choice
for the DC-DC stage of the ST.
From the system level perspective, studies about the optimum num-
ber of modules of the ST architecture are carried out in Chapter 5. In
order to test the studied system, a three-phase ST demonstrator was
constructed based on the CHB associated to the MAB DC-DC Con-
verter. The prototype was tested, validating the theoretical analysis
presented in the thesis.
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Chapter 1
Fundamentals of Power
Electronics-Based
Transformer
Along many years, the electric distribution system has been wellestablished as a passive network, where the electric power gener-
ators and loads had their roles well defined. The electric power plants
produce the electricity, which is transmitted in high voltage (HV) by
the long-distance lines and then distributed in medium voltage (MV)
and low voltage (LV) level to the consumers [1–3]. The conventional
low frequency transformer (LFT) is responsible to adapt the voltage
levels between the transmission and distribution systems and also be-
tween two distribution systems with different voltages, as depicted in
Fig. 1.1 (a). In the classic passive distribution grid, all electricity are
generated by the large power plants, while it is fully consumed by the
end users, implying in an unidirectional power flow [1].
With the evolution of the power electronics and the need to re-
duce the emission of greenhouse gases, more distributed generator (DG)
based on renewable energy sources and more efficient loads have been
greatly developed and integrated into the electric distribution network
[1–4].
The DG systems (e.g. PV system, wind farms, etc.) are integrated
into the grid in different voltage levels, either in LV and MV, and they
are typically located close to the loads, reducing transmission line con-
1
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gestion and system losses in some instances [3]. Nevertheless, the large
DG penetration can have adverse impacts on the distribution grid re-
liability and power quality, like flickers generation due to the abrupt
variation of produced power by the DG (e.g. when clouds pass by pho-
tovoltaic cells), low correlation between the electricity produced and
load profiles (especially for wind systems), increase of the distribution
line congestion due to dispersed resources if not well managed, etc [5].
Later, storage systems have been incorporated into the grid, in order to
storage the exceeded energy produced by the DG and support the grid
by improving the electric energy utilization. For instance, the battery
storage systems can charge energy from the grid during the off-peak
time (low electricity tariff) and discharge into the grid during the peak
load demand, shaping the load demand for a flatter profile [5], and fi-
nally reducing the distribution line congestion [3, 5]. Subsequently, the
electric vehicle (EV) technology was greatly developed, which required
the installation of charger stations into the distribution grid to fulfill
the demand of the EVs [4, 6]. From the grid reliability viewpoint, the
EV integration has similar features to the storage system integration.
However, short charge time has negative impact on the distribution
network, like high peak demand and potential to increase congestion at
distribution level [5].
The massive penetration of the aforementioned systems into the util-
ity grid changed the infrastructure of the electric distribution network,
and now more power electronics system are incorporated into the sys-
tem. As a result, the power flow is no longer exclusively unidirectional
(from the MV lines to the LV lines), but it can be bidirectional [1–4].
It introduced a modern scenario, where the electric distribution system
became an active network, as presented in Fig. 1.1 (b). The upgraded
system poses new challenges, and the concerns with power quality, reli-
ability and voltage regulation has increased significantly. For instance,
deviation of the voltage is not tolerated by the critical loads connected
to the grid (e.g. navy, military, data processing facilities), leading to
the mandatory use of special devices to regulate the grid voltage in the
actual scenario [7, 8].
To improve the power quality, voltage regulating devices such as on-
load tap changer (OLTC) and/or step voltage regulators (SVRs) have
been conventionally adopted, as depicted in Fig. 1.2 (b) [7,9–12]. How-
ever, it offers limited voltage regulation and slow dynamic response.
Furthermore, the simultaneous response of the OLTC and the DG to
2
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EV Charging Station
Fig. 1.1: Modernization process of the electric distribution system: (a)
conventional passive distribution grid and (b) modern active distribution grid,
highlighting the emerging sources and loads.
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the voltage variation might result in conflicting operations under cer-
tain conditions. This may cause unexpected operation of the OLTC,
implying in variation of the grid voltage [7]. The power electronics sys-
tem, mainly the static compensator (STATCOM) as illustrated in Fig.
1.2 (c), plays a very important role to improve the power quality, relia-
bility and voltage regulation. It offers a fast load voltage regulation to
the distribution network and compensates the reactive power, improv-
ing the power quality. However, it is not widely adopted because of its
high cost, considering the limited ancillary services that it can offer to
the grid [13,14].
In spite of the modernization of the electric grid, a crucial power
device remained untouchable for decades: the transformer. It has been
considered the backbones of the electric grid, providing a power conver-
sion with high efficiency (around 98% [8]), and relatively long lifetime
(around 20 years [10]). On the other hand, the lack of control of the
LFT makes the use of a voltage regulation device mandatory, and the
OLTC is the standard solution. It reduces considerably the system
reliability, because the OLTC is responsible for 41% of the failures,
requiring preventive maintenance regularly [10–12]. Despite the long
lifetime of the LFT, the lifetime of the combined system composed by
the LFT and the OLTC drops to 2 to 5 years [10–12]. In contrast
to that, the modernization of the transformer would offer significant
benefits to the grid, because it could provide voltage regulation and im-
prove the power quality, reducing the necessity of additional equipment
to keep the system under control. In this circumstance, the concept
of solid state transformer (SST) was introduced, which is defined as
a power electronics based system supposed to replace the traditional
LFT, but adding the advantages of volume and weight reduction and
controllability of voltage and current [15–19]. Among these advantages,
the possibility to provide ancillary services to the grid by means of the
current and voltage control is the key point of the SST and it offers
significant contribution to the power quality improvement.
To replace the traditional LFT, the SST needs to provide high effi-
ciency, and reliability with low cost, which is very challenging, because
of the considerable amount of power electronics involved in this system.
Many researches have been focused on the development of this tech-
nology and many architectures have been proposed, focusing mostly on
efficiency improvement and volume reduction. The current and voltage
controllability, however, has been ignored in many publications and
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Fig. 1.2: Simplified grid configuration considering voltage regulating de-
vices: (a) standard distribution grid without voltage regulating device, (b)
distribution grid regulated by the OLTC, (c) grid based on STATCOM and
(d) configuration of the modern grid based on the ST.
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most of the proposed SST architectures have limited control, though it
is considered one of the most important requirement of this system.
In this regard, a new concept has been proposed: the Smart Trans-
former [19]. The ST is conceptualized as a SST with advanced control
and communication features, with the aim to increases the functionali-
ties, solving many of the grid problems imposed by its modernization.
The wide range of new services offered by the ST creates working condi-
tions very different than those of a standard transformer, making it even
more difficult to cope with efficiency and reliability requirements. Even
more importantly, the possibility to integrated DC networks in different
voltage levels, as shown in Fig. 1.2 (d), contributes to the superiority
of the ST. Apart from replacing the LFT, the ST provides also multiple
ancillary services to the grid, avoiding the needed of the additional de-
vices used to support the grid. For that reason, the ST does not aim to
compete directly with the LFT in terms of cost, efficiency and size, but
it aim to replace (and subsequently compete) with the whole ordinary
solution composed by the LFT and the voltage regulating devices.
In overall, the ST can help solve system level challenges, but its
implementation is a challenge in itself. In this regards, this work in-
vestigates the architectures and power converters to implement the ST,
with the aim to make this system an enabling technology to solve most
of grid problems [19]. General aspects and different concepts used for
the ST is discussed next, while the system requirements are presented.
Several power electronics converters can be used and combined to con-
ceive a ST architecture and different architectures can be generated.
Then, a literature review of the power converters and ST architectures
is presented and the most appropriate candidates are analyzed in detail
in this work.
1.1 Concepts: From Solid-State Transformer
to Smart Transformer
The concept of electronic transformer was first introduced by [20] in the
end of 1960s, where the main concept would be to adjust the output
voltage by using the power electronics, while contributing for the size
and volume reduction. In that time, there was no applicability for
such apparatus, mainly because of the performance limitation of the
available semiconductors on the market.
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However, with the advance of the power electronics and semiconduc-
tors technology, new faster devices with lower switching energy were de-
veloped, enabling faster switching frequency operation. As a result, the
volume and size the power converters were considerably reduced, bring
advantages for those applications in which the power density is very
DCPV
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DC
DC
DCLOAD
LOAD
Fig. 1.3: Application of the Solid State Transformer: (a) Traction, (b)
distribution, (c) requirements of the application.
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important. At the same time, the classic solution used in traction for
the electric locomotive were very heavy, bulky and inefficient, because
of the low frequency transformer employed [21]. As power electronics
converters were already required in this application to provide suitable
DC voltage to the variable speed drive on the locomotive, the power
electronics transformer (PET) offered several advantages in this regard.
It could provide the suitable controlled and isolated DC voltage in an
unique solution, offering yet volume and weight reduction (around 20%
- 50%) and efficiency improvement (from 93% to 96%) [19, 21]. Thus,
the PET became a reality in traction application. Fig. 1.3 (a) illus-
trates the conventional solution (state-of-the-art) used on locomotives,
as well as the modern solution based on SST. The benefits offered by
the SST in traction is limited to hardware (in terms of volume and
weight reduction).
Even more importantly than hardware advantages, the SST can of-
fer additional functionality when an appropriate communication and
control system are incorporated to it [19]. Then, the potential to use
SSTs as the enabling technology for smart grid functionalities in electric
distribution becomes very high. This technology has received a lot of
attention of the research community (even academia and industry) and
it was cited as one of the most emerging technologies by Massachusetts
Institute of Technology (MIT) Technology Review in 2010 [15, 16, 22].
The new functionalities in the form of ancillary services to the electric
grid are discussed in [19,23]. Among them, the reverse power flow con-
dition (i.e. electric power flowing from LV to MV), storage integration,
management of hybrid grids (DC and AC) and power quality improve-
ment are highlighted. Then, in this application, the SST is not only
supposed to replace the conventional LFT, connecting the medium-
voltage (MV) grid to the low-voltage (LV) grid, but also to offer DC
connectivity and services to both LV and MV grids, as highlighted in
Fig. 1.3 (b). In this case, weight and volume advantages have a lim-
ited impact, while the efficiency, reliability and functionalities are the
primordial requirements. The aforementioned functionalities, enabled
by the advanced software communication and control system, make the
SST a smart device, leading to the concept of smart transformer (ST).
Fig. 1.3 (c) shows the main requirements of the SST for both de-
scribed application. While the volume and weight reduction are the
most important requirement for traction application, the functionali-
ties, reliability and efficiency play the most important role in electric
8
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distribution grid application. Then the ST and the SST can be concep-
tualized as:
Solid-State Transformer: power electronics based system
with galvanic isolation in medium or high frequency between the
input and output with waveform conditioning capability. It is
normally employed to replace the traditional transformer, offer-
ing as advantages the volume and weight reduction. Thus, the
advantages offered by the SST are related to its power stage.
Smart Transformer: power electronics based system with
galvanic isolation in medium or high frequency between the input
and output with extra control functionalities, obtained through
advanced communication and control system. In addition to the
hardware advantage, its enhanced control makes the ST an pow-
erful technology able to the provide ancillary services to the dis-
tribution grid, solving most of the problems posed by the grid
modernization (cf. Section 1.1). This system is a remarkable
technology able to fulfill most of the requirements for the imple-
mentation of a smart grid, either AC or DC.
Currently, new applications for the SST technology has emerged
and data centers and fast charging station for electric vehicles are high-
lighted, as depicted in Fig. 1.4. In those applications, the SST needs
to provide only DC voltage output, because of the load sort, implying
in a different concept for the SST. In these cases, the SST is intended
to connect the MV AC grid to a DC link, providing galvanic isolation
among them, while maintaining the current and voltage control capa-
bility. Thus, regardless the concept presented in literature, galvanic iso-
lation in medium or high frequency between the input and output and
the output voltage/current control capability is generally mentioned.
1.2 Solid-State Transformer and Smart Trans-
former Architectures Overview
In the last two decades, many different SST and ST architectures have
been proposed and discussed in literature for traction and distribution
9
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Fig. 1.4: Emerging application of the Solid State Transformer: (a) data
center, (b) fast charger station for electric vehicles.
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grid applications. The most relevant architectures used in both appli-
cation are reported next.
1.2.1 Traction
The weight and space saving and the high efficiency expected from the
SST could lead to economical advantages to locomotive traction system.
This technology has received the attention of the industries and a lot of
research were carried out in this regards, focusing on weight, volume and
cost reduction. In Europe, the railways are respecified as : single-phase
AC lines with 15 kV / 162/3 Hz or 25 kV / 50 Hz [21]. The traditional
system (cf. Fig. 1.3 (a)) using the LFT is a heavy (around 2 to 4
kg/kVA) and inefficient solution (around 90% to 92%). In this scenario,
various SST have been proposed to improve the system performance,
and the most relevant architectures are described as follow.
A SST based on the cycloconverter and using the modular approach
was patent by ABB [24,25], that is one of the leader companies in that
field. This architecture is depicted in Fig. 1.5 (a) and it uses 16 modules
with HV 3.3 kV IGBT, resulting in a total of 192 devices. All of them
operate in soft-switching, reducing the switching losses and allowing
the use of 400 Hz switching frequency. Experimental results for a 1.8
MW system has demonstrated an efficiency of 94.5%, as well as volume
and weight reduction of 20% and 50%, respectively, in respect to the
conventional solution based on LFT (cf. Fig. 1.4 (a)).
In contrast to the previous solution, the Bombardier introduced a
two-stage SST based on the front-end cascaded H-bridge (CHB) con-
verter associated to an isolated DC-DC converter [26]. The CHB pro-
vides an intermediate and constant DC link to the DC-DC converters,
as illustrated in Fig. 1.5 (b). This solution reduces the total volume
and weight of the system in 30% and 50%, respectively, when compared
to the classic solution.
Similarly, a modular system based on the CHB and a DC-DC con-
verter was presented by Alstom in [27, 28]. However, instead to use
several DC-DC converters, a single multiwinding medium frequency
transformer connected to several bridges in the MV side and to a sin-
gle H-bridge in the LV side is used, as depicted in Fig. 1.5 (c). Al-
though this approach improves the power density (volume reduction of
55%) and efficiency (94%), the cost increases in 50%, making it infea-
sible. The high cost is explained by the great number of employed HV
11
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Fig. 1.5: Overview of the proposed SST architecture for traction appli-
cation: (a) modular cycloconverter (ABB, 2006) [24, 25], (b) modular two
stage using the CHB (Bombardier, in 2007) [26], (c) modular two stage using
a single multiwinding transformer (Alstom, 2007) [27, 28], (d) modular two
stage based on the CHB and LLC DC-DC converter (ABB, 2013) [29,30], (d)
modular architecture based on the MMC (Siemens, 2005) [31,32].
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IGBT and the transformer design focus on the size reduction. Accord-
ing to [27], this cost can be reduced, but it will still remain higher than
the traditional traction solution.
A new concept of the modular multilevel converter (MMC) was pro-
posed by Glinka and Marquart in [31,32] and applied to traction system,
as illustrated in Fig. 1.5 (e). Theoretical investigation has suggested
an efficiency of around 97.9% for this approach. The main drawback is
the large amount of energy stored in each module of the MMC, but low
energy density. It means that the required capacitance in each module
is considerable high, increasing then the weight and volume. Conse-
quently, it does not bring significant advantages for the application and
it has not being further developed.
The ABB company has presented its new SST in [29, 30], which is
based on a front-end CHB associated with a resonant DC-DC converter,
as shown in Fig. 1.5 (d). The architecture is very similar to that one
used by Bombardier [26], but the difference lies on the resonant tank,
where a series LLC is used instead the series LC. The solution has
presented an efficiency of 96% and weight reduction of 30%, making
this one of the most suitable solution presented so far.
1.2.2 Electric Distribution Grid Application
In contrast to the traction, the electric distribution grid application re-
quires different features. The attention must be shifted from volume and
weight reduction to efficiency, reliability and functionality improvement.
Among the numerous publications, only the most relevant publications
are discussed herein.
The FREEDM center was one of the first research groups to give rel-
evant contribution to this field. They proposed a modular architecture
using three power conversion stages (i.e. AC-DC / DC-DC / DC-AC
stages) and depicted in Fig. 1.6 (a) [16, 17, 33]. It is the first of three
architectures proposed by this group, and then it was named as SST
generation 1 (SST-gen1). To implement such structure, the employed
converters are: CHB as the MV AC-DC conversion; Dual-Active-Bridge
(DAB) as the isolated DC-DC stage; voltage source two-level inverter
(VSI) for the LV DC-AC stage. The constant DC link offered by the
three stage decouples the LV and MV sides, providing enough degree of
freedom to implement the advanced control system required by the ST.
Apart from the high efficiency provided by the employed converters,
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the modular structure allows the used of lower voltage rating devices,
benefiting the efficiency and cost. Consequently, it became a standard
architecture for ST and many other reports have been published focus-
ing in its control and power management. Although high efficiency is
expected, it was not demonstrated in [16].
Similarly, the FREEDM center has also proposed the SST gener-
ation 2 (SST-gen2) [34, 35] and 3 (SST-gen3) [36, 37], both based on
three-stages, as shown in Fig. 1.6 (b) and (c). Differently from the
previous one, the SST-gen2 and SST-gen3 are not modular, then spe-
cial Silicon Carbide (SiC) semiconductors with high blocking voltage
capability were customized for this project, in order to handle the MV
involved. The SST-Gen2 is implemented using a 2-level converter on the
AC-DC stage, SRC on the DC-DC stage and a 2-level VSI. Customized
15 kV SiC-MOSFETs are utilized in the MV side. A peak efficiency
of 95.6% for the whole architecture was experimentally demonstrated,
Fig. 1.6: Overview of the proposed SST architecture for electric distribution
grid application: (a) Modular architecture (FREEDM/SST-gen1) [16,17,33],
(b) non-modular based on 10 kV SiC-MOSFETS (FREEDM / SST-gen2)
[34,35], (c) non-modular based on 15 kV SiC-IGBT (FREEDM / SST-gen3)
[36].
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which is considerably high assuming the number of power stages. The
SST-Gen3 employes a 3-level converter for the AC-DC conversion, mod-
ified DAB in the DC-DC stage and a 2-level VSI. Likewise, customized
15 kV SiC-IGBTs are used in the MV side. According to the theoret-
ical analysis presented in [36], the architecture is supposed to offer an
efficiency of 96.75% for the entire system. However, only partial load
has been tested experimentally, showing a peak efficiency of 94.44%.
The two last architecture has a constant MVDC link, that can be avail-
able for connecting DC loads and sources in MV level. Thus, MVDC
connectivity is highlighted as an additional advantage of these last two
architectures over the first one.
Fig. 1.7: Overview of the proposed SST architecture for electric distribu-
tion grid application: (a) Modular architecture using 10 kV SiC-MOSFETs
(General Electric) [38], (b) phase modular architecture (ETH) [39].
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An advanced ST structure using also customized 10 kV SiC-MOSFETS
on the MV side was proposed in [38] and it is depicted in Fig. 1.7 (a).
This architecture is implemented by an indirect matrix converter con-
necting the MV and LV sides. This has caught the attention because
of its high efficiency (97% according to [38]). The reason for such high
performance is the customized devices employed, that are not commer-
cially available, penalizing the cost. Its main drawback is the lack of
the constant DC-link. It means that the LV and MV are not decoupled,
limiting the control capability and consequently the services that this
architecture can provide to the grid. Moreover, the DC link can not be
available for direct connection of DC loads and sources.
A modular three-phase architecture, illustrated in Fig. 1.7 (b), is
presented in [39], as the solution called Megalink. Its concept is similar
to the one introduced in SST-gen1 by the FREEDM center and they
differ by the topology of the basic module. The DC-DC stage is imple-
mented using a SRC converter operating in open-loop. It simplifies the
control system, but limits the implementation of extra functionalities.
Although high performance is expected, no experimental validation has
been presented.
A ST architecture used to connect two different MV grids is de-
scribed in [40–42]. The architecture is part of the project Uniflex and
it focused on the power management between the two grids. Since
the hardware concept is the same used in SST-gen1 by the FREEDM
center, it is not deeply discussed.
To save cost and increase the efficiency, different architectures based
on a single power conversion stage (i.e. direct AC-AC conversion) and
double power conversion stage (i.e. indirect matrix converter and an
inverter) have been discussed [43–46]. However, these architectures
have limited degree-of-freedom for the control implementation, making
it infeasible for grid application. Moreover, the advantages in terms of
cost and efficiency over the three-stages architecture have not yet been
demonstrated. For these reason, these architectures were not considered
in this overview.
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Tab. 1.1: Comparative Analysis of the of the ST and SST Architectures
Distribution application
Name Project/group Stages Concept DC-Link Semiconductors Ref
A SST-1/FREEDM 3 Modular LV Si-IGBT 6.5 kV [33]
B SST-2/FREEDM 3 Non-modular MV/LV SiC-MOSFET 13 kV [34,35]
C SST-2/FREEDM 3 Non-modular MV/LV SiC-IGBT 15 kV [36,37]
D Megalink/ETH 3 Modular LV Si-IGBT 1.7 kV [39]
E Uniflex/ERC 3 Modular no Si-IGBT 1.7 kV [40–42]
F GE 2 Modular no SiC-MOSFETs 10 kV [38]
Traction application
Name Company Stages Concept Efficiency Semiconductors Ref
G ABB 1 Modular 94.5% Si-IGBT 3.3 kV [24,25]
H ABB 2 Modular 96.2% Si-IGBT 6.5 kV [29,30]
I Alstom 2 Partially-modular 94% Si-IGBT 4.5 kV [27,28]
J Bombardier 2 Modular 96.2% Si-IGBT 4.5 kV [26]
K Siemens 2 Partially-modular 97% Si-IGBT 3.3 kV [31,32]
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1.2.3 Discussion
The main features of the architectures discussed previously are sum-
marized in Table 1.1. In traction application, the architectures are
characterized to use commercialized HV Si-IGBT, two power process-
ing stages, as well as the modular approach. The efficiency for each
architecture for traction system is presented in Table 1.1. All of them
provide higher efficiency and high power density, when compared to the
ordinary solution using the LFT.
The three-stages architecture offers the decoupling between the in-
put and output, besides the availability of at least one DC-link. Con-
sequently, it is the preferable structure for grid application, as seen
in Table 1.1. To handle the MV level, two approaches are commonly
used: modular with commercial LV devices and non-modular with cus-
tomized HV devices. Regardless the adopted concept, most of these ar-
chitectures take advantage of the high performance wide-bandgap SiC
devices. They offer lower conduction and switching losses compared to
the standard devices and they are very promising in ST application.
Fig. 1.8 (a) shows the efficiency values available in the literature
according to power of the system, as denoted in Table 1.1. For distri-
bution system, very few ST demonstrators have presented solid results
Fig. 1.8: Performance comparison of the most relevant ST and SST ar-
chitectures developed by industries and universities: (a) achieved efficiency
compared to the power rating, (b) isolation frequency in function of the power
rating.
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in literature so far. The available data show that the efficiency achieved
by this kind of system is around 94.5% to 97%. For traction system, the
ST efficiency is in the range of 94.5% to 96%, according to the available
data provided experimentally (excluding the theoretical one). Although
the ST architectures in distribution use more power stages compared to
those used in Traction, their performance is potentially higher, because
the utilized wide-bandgap semiconductors that plays a very important
role in this regards. Fig. 1.8 (b) shows the isolation frequency for each
ST architecture presented in Table 1.1, according to the power level. In
traction, the isolation frequency is normally bellow 10 kHz, whereas in
distribution system is mostly around 10 kHz to 20 kHz. The limitation
of switching frequency in ST for traction is explained by the fact of HV
Si-IGBT are normally used to save cost, implying in more switching
losses and switching frequency limitation.
1.3 ST Architecture Classification
The need to provide high efficiency and high reliability, offering new
functionalities has a direct impact on the ST architecture selection. To
assist the proper structure selection, Fig. 1.9 provides an overview of
the possible architectures.
1.3.1 Power Conversion Stages
The most discussed classification is related to the number of power
conversion stages, that can be: single-stage, two-stages or three-stages.
The single-stage is normally implemented by a direct isolated matrix
converter and it is characterized to have high power density, because
of the absence of the DC-link capacitors. However, the LV and MV
are not decoupled, limiting the control capability. The two-stage topol-
ogy is usually based on the indirect matrix converter and an inverter.
This structure might present up to one constant DC-link, improving
the controlability in respect of the single-stage structure. However, the
two-stage structure offers limited functionalities. The three-stages is im-
plemented by a MV AC-DC converter, isolated DC-DC converter and
a LV inverter. This topology has normally two constant DC-links, in
which at least one is available for connectivity. The decoupling between
MV and LV sides provides more degree of freedom for the system con-
trol, allowing the implementation of the needed functionalities. Hence,
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Fig. 1.9: Classification of the ST architectures according to the number of
power conversions, modularity and modularity level.
this is the preferred architecture for ST implementation.
1.3.2 Modularity
The next classification for the ST architecture concerns to the degree
of modularity. It can be classified as: modular, non-modular or semi-
modular. The non-modular system is based on a single power converter,
as exemplified in Fig. 1.10 (a), and usually takes advantage of high
voltage wide-bandgap semiconductors [16, 17, 22]. Special devices with
high blocking voltage capability, such as 10 kV Silicon Carbide (SiC)
MOSFETs or 15 kV SiC IGBTs [34,36,37] are needed to handle the MV
level in the power converter. Because these devices are not commercially
available, but only for research purposes, there is no available products
currently using this technology. A standard approach to handle the
MV in a non-modular solution and well adopted by the industries is to
employ semiconductors connected in series; however, this demands an
additional control effort to balance the voltage over the semiconductors.
Conversely, the modular approach consists of several basic convert-
ers rated for low voltage or low current, which are used as building
blocks for the entire system, as depicted in Fig. 1.10 (b). In this solu-
tion, the basic building blocks share the voltage on the MV side and the
current on the LV side among them, enabling the use of LV rated de-
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Fig. 1.10: Possible implementation approaches of the ST architecture to
handle the MV level involved in the power conversion: (a) non-modular and
(b) modular.
vices. In spite of using more components compared to the non-modular
solution, the modular approach is more cost-effective, as demonstrated
in [47]. Still, modular architectures bring several advantages to the
power and voltage scalability, maintenance, and the implementation
of fault-tolerance strategies. In comparison to the non-modular, the
modular architectures have reduced electromagnetic interference (EMI)
emissions (due to the low dv/dt and di/dt, as illustrated in Fig. 1.10
(a) and (b)) and the possibility to use standard LV rating devices that
perform well, benefiting both efficiency and cost.
Some features from the modular and non-modular concepts can be
combined to form the semi-modular concept, as an alternative for both
previous approach. In this case, the architecture is implemented using
basic modules sharing the power, similar to the modular approach, but
a non-replaceable components processing the total system power is part
of the architecture. It can also be called as partially modular approach
and an example is presented in Fig. 1.5 (c), where the modules on the
primary side divide the power among them, while the HFT and the
secondary side bridge processes all the power.
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Fig. 1.11: Modularization level: (a) cell level, (b) converter level and (c)
system level.
1.3.3 Modularity Level
The modular approach can be implemented in different level, as shown
in Fig. 1.11, and they are classified as: cell level, converter level and
system level. The most basic one is the cell level, where the basic unit
is the cell used inside the converter, as exemplified in Fig. 1.11 (a).
Another example of a cell level modular system is the MMC, that is
a single converter using several cells as basic units. The next level is
the converter level. In this case, the power converter is the basic unit
and they are combined in series and/or parallel to implement the entire
system, as shown in Fig. 1.11 (b). This is the most employed modu-
larization level and the input-series output-parallel (ISOP) connection
is very popular. Interleaved converter is another example of the con-
verter level modular system, in which several converters are connected
in parallel. Finally, the system level is presented in Fig. 1.11 (c). In
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this case, the full system is used as the basic unit. It is very used in
application where fault-tolerance or scalability is highly desired. All
these levels can be freely combined, resulting in a modular system with
multiple levels. In modular ST architectures, the converter level is the
most common one, although the cell level can also be used.
1.4 ST Architecture Selection for Electric
Distribution System
As outlined above, the ST is a fortunate technology and it can offer sev-
eral benefits to the electric distribution grid. Nevertheless, the amount
of power electronics involved in this system and the severe requirements
of efficiency, reliability and cost make its design and implementation
very arduous.
1.4.1 Heart Project: Highly efficient and reliable
Smart Transformer
To select the proper ST architecture, certain constrains and require-
ments must be considered and multidisciplinary research areas are in-
volved, such as: control system, power converter design, electric power
system, thermal managements and etc. Then, the architecture must
be properly chosen and carefully designed, from the components level
until system level. In this context, this thesis deals with the investiga-
tion on the power converters and architectures of smart transformers
for electric grid application as part of the Heart Project - Highly effi-
cient and reliable Smart Transformer, supported by the European Re-
search Council. In the framework of this project, a ST architecture is
proposed as an enabling technology for the smart grid implementation
and three research areas are highlighted: reliability, power systems and
power electronics converters, as presented in Fig. 1.12. The core of the
project is to increase the system lifetime by mean of the temperature
control, where the operation temperature of the power components has
a crucial contribution in this regard. Consequently, thermal manage-
ment and control are fundamental subjects approached in this project,
in order to increase the ST reliability. As an outcome of this research
project, the Power Routing (PR) approach has been proposed as a
technique to improve the system reliability, by controlling the power
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Fig. 1.12: multidisciplinary research areas involved in the ST conceptual-
ization and design for the Heart project.
flow according to the component temperature [48]. This technique is
explained in detail later. Power system aspects are also investigated
in this project, where questions like possible grid services, functional-
ities, installation, protection and etc are approached. Finally, power
electronics aspects needed for the implementation of the system and
hardware issues are also studied. In this research topic, the conceptual-
ization of the ST architecture, the power converters used to implement
the hardware system and the design are approached. This thesis deals
with the last described research topic, where the challenge of making
this technology feasible in terms of efficiency, reliability, cost and cur-
rent/voltage control to provide ancillary services to the grid is the main
focus.
As mentioned before, SST and ST concepts differ from each other
by their application and consequently their requirements. As this thesis
investigates an architecture for electric distribution grid, i.e. a smart
transformer, only the term ST will be use in the rest of this work.
1.4.2 Architecture concept selection
From the previous overview and the discussion about the ST architec-
ture classification, the basic concept of the ST architecture might be
conceived based on the needs. According to the ST classification shown
in Fig. 1.9, the first choice concerns the number of power stages. In
this case, the three-state architecture is selected, because it guarantees
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the decoupling between input/output voltages and current, providing
more degrees of freedom for the control and for the implementation of
functionalities and ancillary grid services. Furthermore, it is possible to
provide DC-link connectivity, enabling DC and AC grids integration,
as explained before.
The next selection refers to the modularity. Although the non-
modular approach might provide advantages in terms of control and
communication system, requiring less data exchange, the modular of-
fers more benefits in terms of hardware. The feasibility of using low
blocking voltage devices offered by this last approach enables a wide
range of semiconductors choice. It provides more degree of freedom
during the design and optimization, since more choices are possible. As
already cited, modular architectures is also more advantageous in terms
of power and voltage scalability, maintenance, and implementation of
fault-tolerance strategies, contributing significantly to improve the sys-
tem’s reliability. Later in Chapter 5, a comparative analysis of the mod-
ular and non-modular architectures is carried out, demonstrating the
economical advantage of the modular approach over the non-modular
one. It plays an important role on the decision of using the modular
approach. Finally, the modular concept allows the implementation of
a technique named Power Routing [48] explained later. For all these
reasons, the modular approach is chosen for the ST implementation in
this work. Then, Fig. 1.13 shows the simplified block diagram of the
ST investigated in this work, as well as the constrains considered for
the design. In this figure, both DC links are available for connectivity,
but this availability depends on the power converter choice. The power
converters used in each is discussed in Chapter 2, where the complete
ST architecture investigated in this work is explained in detail.
1.4.3 Power Routing Approach for Modular System
The efficiency and reliability are the biggest concerns not only in ST,
but also in power electronics converters in general. Many design opti-
mization methods, mainly focusing in efficiency, have been discussed in
the literature. These methods normally consider the semiconductor’s
type, modulation and reactive elements as the main input parameters
to maximize the converters efficiency [49–51].
On the other hand, in the system level view, one more aspect can be
used to optimize the overall efficiency of the entire system, when the
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Fig. 1.13: Block diagram of the chosen ST architecture, highlighting the
main design constrains: reliability, efficiency and cost.
modular approach is used: the operation point of the individual mod-
ule with respect to system behavior. Normally, modular system shares
equally the power among the modules. However, unequal power shar-
ing can be beneficial for the overall system performance. For instance
the phase-shedding can be used to improve the efficiency in light load
operation of a modular system, through the technique of activation and
deactivation of the modules [52]. This approach is well established in
modular parallel converters, usually called multiphase converters [52].
Besides the efficiency, the power routing technique can also be used
to postpone the failure (or schedule maintenance), increasing the mean
time between failure. The most contributing stress factor to failure rates
of the components (IGBTs, MOSFETs and capacitors) are related to
the temperature [48], consequently power. Then, using this approach,
the temperature is controlled by the means of the power processed by
the modules individually, to postpone the failure.
As an example, a system based on three modules is presented in
Fig 1.14, where the power processed by the modules 1, 2 and 3 are
p1, p2 and p3, respectively. Similarly, the operation temperature (e.g.
semiconductor) are T1, T2 and T3 for modules 1, 2 and 3, respectively,
while the remaining lifetime of each modules is defined by λ1, λ2 and
λ3, respectively. The total power is given by pT = p1 + p2 + p3. In the
conventional operation, the modules process the same amount of power,
i.e. p1 = p2 = p3, in which can be observed in the first moment in the
Fig. 1.14. On the other hand, this equality is not true in the power
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Fig. 1.14: (a) Power routing concept and an application example [in (b) and
(c)] to extend the lifetime of a modular system [48].
routing approach [48]. In this example, it is assumed that the remaining
lifetime for module 1 is lower than that of the other cells, consequently
the entire system will fail when module 1 reaches the end of its life.
To postpone the failure by the means of the power routing approach,
the power level of module 1 is reduced (resulting in p1 6= p2 = p3),
reducing its temperature and increasing the lifetime. It results not only
on the improvement of the lifetime of module 1, but also on the entire
system, as noticed in Fig. 1.14 (c), once the system is supposed to
fail according to the first faulty module (in this case: module 1). Of
course, the power processed by modules 2 and 3 increases, as well as
their temperatures. Although the expected lifetimes of module 2 and
3 are slightly reduced, the overall system lifetime is improved. Then,
the power routing is conceptualized as an optimization technique in
which each module processes a specified amount of power with the aim
of improving the system’s efficiency and reliability [48]. It can be seen
as a powerful tool to improve the performance of modular systems.
Conversely to the phase-shedding, in the power routing approach, the
modules share the power unequally among the cell, while all of them
are still activated.
To make it feasible and useful to the system, optimization method
must be used to identify the optimum operation point of each module in
terms of efficiency and lifetime. Additionally, prognostic method must
be used to estimate the operation temperatures of the modules, as well
as the remaining lifetime or aging.
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This work focus on the ST architecture conceptualization and real-
ization to attend all the requirements for its application and this thesis
does not aim to investigate the power routing approach. However, an
extra requirement is the feasibility to implement the power routing ap-
proach on the selected ST architecture. Consequently, it must be take
into account during the selection of the ST architecture. To do so, the
architecture must be modular and the power converter should be able
to control the power individually. This is one more reason to support
the choice of the modular ST architecture.
1.5 Goal and Contributions of the Thesis
This thesis aims to investigated the power converters and architecture
of smart transformer for electric distribution grid application, with the
goal to contribute in this field and make this technology feasible and
competitive. The suitable ST architecture is conceived considering as
the main constrains: efficiency, reliability, cost, high controlability to
implement the grid services and power routing implementation. Still,
the power converters used to implement the ST system are chosen and
designed in this work. The ST architecture is composed by three power
conversion stages and the most challenging one is the DC-DC converter.
Thus, this thesis focuses on the DC-DC stage, even though architec-
tures, suitable converters and design methodology for converter level
and system level are also addressed. More details of the main contribu-
tions of this thesis are presented as follow:
I ST Architecture: literature review of the suitable topologies
for smart transformer implementation, and selection of the most
suitable concept that can attend all the requirements of the sys-
tem application. As an additional contribution, the advantages of
the modular approach over the non-modular one in terms of cost
and losses are demonstrated and the optimum number of modules
according to the grid voltage is also derived.
I Power Converter Selection: Power converters suitable to be
used in each stage are presented and the most promised are com-
pared. The converter for each stage is discussed, but this thesis
focuses on the investigation and contribution to the DC-DC con-
verter topology. Thus, an overview of the most suitable topologies
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is presented in detail, where they are compared in terms of effi-
ciency. From the overview, two topologies are highlighted: series
resonant converter (SRC) and the multiple active bridge (MAB).
They are designed and compared experimentally.
I DC-DC Stage Design - Series Resonant Converter: The
selected SRC is designed using an optimization algorithm, in order
to improve the efficiency and reliability. As a scientific contribu-
tion to the SRC converter design, the lifetime of the capacitor
is considered and an optimum parameters selection methodology
is proposed considering the trade-off between reliability and effi-
ciency. Additionally, a modified topology of the SRC with fault
tolerant capability with minimal additional hardware is proposed
and experimentally verified.
I DC-DC Stage Design - Multiple Active Bridge: The opti-
mized design of the MAB converter is carried out considering the
trade-off between cost and efficiency. Additionally, the benefits
to use SiC-MOSFETs in this application is demonstrated analyt-
ically and experimentally. A modulation technique based on the
triangular current modulation is also proposed as a contribution
in this work, as presented in detail in Chapter 4.
I ST Architecture Demonstration Finally, a design procedure
of the modular ST architecture is presented and its potential is
experimentally evaluated. From the obtained results, a discussion
is carried out, where the potential of this technology is evaluated.
This work is developed in the scope of the HEART project, then the
results and scientific contributions exposed herein were achieved as con-
sequence of the project assignments and either of direct contributions
from the author. In order to clarify the main scientific contribution
of the author, Fig. 1.15 shows the structure of this thesis, emphasiz-
ing the thesis and project contribution, as well as the main scientific
publication related to each topic.
1.6 Outline of the Thesis
In order to provide a fundamental understanding of the architecture,
power converters and semiconductors selection for the ST implementa-
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Fig. 1.15: Structure of the thesis, emphasizing the thesis and project con-
tributions.
tion, while highlighting the goals and contributions of this work, the
content of this thesis is divided in the following.
Chapter 2 presents an overview of the most suitable topologies of
the power converter that can be used to implement each of the three
stages of the ST architecture. For the first stage (MV AC-DC stage),
the MMC and the CHB are mentioned as the most appropriate con-
verters. Thus they are briefly discussed and compared. Similarly, an
overview of the most suitable DC-DC converters is presented and the
most suitable topologies for the DC-DC stage is presented. From this
investigation, the multiple active bridge (MAB) and the series reso-
nant converter (SRC) are highlighted as the best choice. The suitable
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topologies to implement the last stage (LV DC-AC) is also discussed,
although it is not the main focus of this work. Finally, two possible
architectures are highlighted for further investigation: the first based
on the CHB associated to the MAB, whereas the second is based on
the CHB associated to the SRC. As the difference lies on the DC-DC
stage, the thesis focuses on the analysis of these DC-DC converters.
Chapter 3 analyzes the SRC converter in detail, where the con-
verter’s operation is presented and the performance is evaluated. In
this chapter, a fault tolerant SRC topology is proposed and analyzed
in detail. The proposed approach is also extended to several topologies
of SRC and finally a family of fault tolerant SRC converters are gen-
erated and discussed. It is one of the main contributions of this work.
The SRC is also designed in detail with the aim to improve the relia-
bility and efficiency of the converter. A design procedure is presented
in order to minimize the stresses in the most susceptible components to
failure, improving the reliability. Finally, a prototype is designed and
experimental results are provided in this chapter.
In Chapter 4, the analysis of the MAB converter is presented in
detail. The MAB can have several operation modes, according to the
power flow and voltage level of each bridge, making its general anal-
ysis very extensive. On the other hand, in ST application, the MAB
has restricted operation modes with regard to the voltage level, power
flow, etc. Then, its analysis is simplified, becoming very similar to the
Dual Active Bridge (DAB) converter’s analysis. For this reason, the
DAB converter is firstly analyzed and the possible modulation strate-
gies is presented. Afterward, the MAB converter is analyzed using the
phase-shift modulation (PSM). As an additional contribution, the tri-
angular current modulation (TCM), previously presented for the DAB
converter, is extended to the MAB in this work. The analysis of the
converter using the TCM is presented in detail and the performance
of the converter using TCM and PSM are compared. Finally, multi-
objective optimization is applied to the MAB converter, in order to
optimize its efficiency and cost. The design is discussed in detail and a
prototype built from the design outcomes is shown. Experimental re-
sults obtained from the built prototype is presented, in order to validate
the high performance of the MAB converter.
Differently from the previous chapter, where the design from the
component level up to converter level are carried out, in Chapter 5 the
ST architecture design, from the system level viewpoint, is discussed.
31
Chapter 1. Fundamentals of Power Electronics-Based Transformer
The CHB analysis and design is presented, as well as the optimum num-
ber of modules is derived in function of the grid voltage. Furthermore,
different ST configuration based on MAB converter are analyzed and
compared in terms of cost and performance. Hence, the MAB configu-
ration that provides the best efficiency and cost for the ST architecture
is chosen for the implementation of the ST. Finally, ST architecture
that provides the best cost-benefits is presented.
A ST architecture prototype is designed in Chapter 6, where con-
struction detail are presented. The prototype aims to demonstrate the
operation and high performance of the ST architecture presented in
Chapter 5, in real scale application. For this reason, the demonstrator
is based on a three-phase system, with nominal power of 100 kVA, grid
AC voltage of 1.5 kV rms and 800 V for the LVDC link. Experimental
results are finally presented to validate its operation.
The conclusion and an outlook on subjects of future research are
finally presented in Chapter 7.
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Smart Transformer:
Architectures and Power
Converters
In electric distribution system, the ST connects the MV grid to theLV grid providing galvanic isolation in medium or high frequency
among them. A typical grid voltage specification and the power level
required for the ST is presented in Table 2.1 for different countries. The
voltages and power levels involved make the ST architectures design
very challenging. Moreover, a numerous options of power converters and
parameters that must be chosen make the optimum design an ambitious
goal. The typical design procedure of the ST consists in designing
the power converter according to the grid specification, restricting its
application for a particular country. A ST designed for operating in
China can not be installed in the USA, for instance. Consequently,
different application places implies in different designs, making this task
even more difficult. An alternative to avoid multiple designs is to use
the modular approach, in which power and voltage scalability can be
employed. It means that the module is supposed to be designed only
once and then combined according to the grid specification to realized
the whole ST structure. This is one more advantage of the modular
approach.
Fig. 2.1 presents an overview of the main ST design parameters.
Some of them are directly correlated, such as the number of modules
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Tab. 2.1: Electric distribution grid specification of different countries
Country MV grid Config LV grid Rated power Grid freq
(kV) (V) (MVA) (Hz)
Germany 10 3 wires 400 1 50
USA 12.47 4 wires 120 8.6 60
China 10 3 wires 380 2 50
Japan 6.6 3 wires 400 1 60/50
Brazil 13.8 3 wires 380 3 60
Fig. 2.1: Overview of the main ST design parameters from the converter
level and system level, as well as the main design requirements.
with the semiconductors voltage rating, the topology choice with the
operation/modulation of the converter, etc. Therefore, the trade-off
between them must be considered during the design of the ST. In this
sense, this chapter presents an overview of the most suitable topologies
that can be used to implement each of the three stages of the ST ar-
chitecture. The architecture concept and power converter are the first
choice for designing the complete ST architecture and they are discussed
as follow.
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2.1 ST Architecture concept
The conceptualization of the ST is an important task during its con-
ceive, because it affects and constraints the further design phases. Be-
sides the number of stages and the modularity level, other decisions
must be taken, for example the availability of the DC link. In this
regard, the modular three-stage architecture has enough degree of free-
dom to provide one, two or even no connectivity to their DC links. It
depends on the configuration of the power converters, as depicted in
Fig. 2.2 for a simplified single-phase structure. The availability of one
DC link on the LV side (i.e. LVDC link) is the state of the art and the
most adopted option, enabling the DC microgrid connection [16,19,22].
The configurations without the LVDC link connectivity, as seen in
Fig. 2.2 (a) and (c), have distributed DC links on the LV side, instead
to have them connected. This strategy does not bring any advantage
and for this reason it has not being adopted [19]. The distributed DC
Fig. 2.2: Different ST architecture configuration regarding the DC link con-
nectivity for a simplified single-phase sctructure: (a) without DC link avail-
ability, (b) availability of the LVDC link, (c) availability of the MVDC link,
(d) availability of both LVDC and MVDC links.
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links on the MV side, on the other hand, provides advantages to the
DC-DC stage, because the medium voltage can be distributed among
the modules. For this reason, this concept has been intensively used
[16,19,29,33,47,49,53] and the most adopted structure is that presented
in Fig. 2.2 (b).
Recently, the availability of the MVDC link has been discussed by
the research community, but there is no closed form solution in this
regard. The few amount of DC loads applicable for MV level compared
to the LV one (which is already well established) makes the MVDC
availability still controversial. Nevertheless, new DC load in MV level
are emerging, (e.g. fast charger station for EV), supporting research
on the architectures with MVDC link. Consequently, the architecture
with MVDC link shown in Fig. 2.2 (d) is not well adopted yet, but it
is a high potential structure and deserves attention.
Then, two configurations with respect to the DC link connectivity
are considered during the power converter topologies choice: the avail-
able LVDC link (cf. Fig. 2.2 (e)) and the available LVDC and MVDC
links (cf. Fig. 2.2 (d)).
2.2 Power Converter Topology: MV AC-
DC Stage
The MV side AC-DC converter of the ST should control the active
and reactive power absorbed from the grid, as well as regulate the vol-
tage for the next stage, i.e. the DC-DC stage [16, 19]. It supports the
MV grid providing reactive power when needed. To handle the MV
level, multilevel topologies are the most obvious and beneficial choice
for implementing the MV stage [56–60]. As the modular approach is
adopted, the alternatives are restricted to two power converters: the
modular multilevel converter (MMC) [54] and the Cascaded H-Bridge
(CHB) [55]. The MMC and CHB topologies are presented in Fig. 2.3
(a) and (b), respectively, as well as the topology of the basic module of
each converter. They belong to the same family of converters of Modu-
lar Multilevel Cascaded Converter (MMCC), sharing common features,
like: reduced filter size, reduced blocking voltage over the semiconduc-
tors, modularity, as well as scalability in voltage and power, enabling
their application in many places with different grid specifications with-
out major changes in the design of the basic module. In fact, the simi-
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larity of these topologies leads to many confusion in the terminology, as
described in [61], in which motivated Akagi to propose a classification,
as presented in [61]. According to Akagi [61], the topology illustrated
in Fig. 2.3 (a) is classified as a double-star chopper-cell (DSCC), be-
cause the upper arms are connected in star, as well as the lower arms,
consisting in two stars connection. Likewise, the topology illustrated
in Fig. 2.3 (b) is named as single-star bridge-cell (SSBC), because its
unique start connection of the phases. Although it is a very interest-
ing terminology, they are referred in this work as MMC and CHB for
Fig. 2.3: Power converters topologies suitable for the MV stage implemen-
tation: (a) Modular Multilevel Converter [54] or Double-Star Chopper-Cell,
(b) Cascaded H-Bridge [55] or Single-Start Bridge-Cell and (c) the topology
of the basic module used in both converters.
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the topologies shown in Fig. 2.3 (a) and (b), respectively, because the
well acceptance of this nomenclature. Both converters are described,
analyzed briefly and compared in order to choose the most suitable one.
2.2.1 Modular Multilevel Converter (MMC)
The MMC converter was introduced by Glinka and Marquart in 2003
[54] as a solution for HV application. Although very few operational
MMC converters exist in industry, it is already well established solu-
tion for high voltage DC (HVDC) transmission system. The topology
is composed by series connection of cells, creating an arm, and two
arms are connected through two inductors (Larm) to the AC grid, as
depicted in Fig. 2.3 (a). Many different topologies for the basic mod-
ule are possible, but the half-bridge topology is the most utilized. It
provides few count parts, as well as few semiconductors on the current
path, reducing the conduction losses, when compared to other possible
topologies.
An advantage that deserves attention is the availability of the MVDC
link, which plays an important role in favor of the MMC application in
ST. On the other hand, the main disadvantages are the complex con-
trol system and the large amount of required capacitance. Besides to
control the three-phase input currents and the total MVDC voltage (as
every ordinary front-end converter), the MMC needs to control also the
individual voltage of the modules, as well as the circulating current,
that is the AC current divided in both arms of one phase. It implies
in several voltage and current loops, increasing considerably the com-
plexity of the control system design and implementation. Furthermore,
each module of the converter requires large amount of energy stored
but low energy density, resulting in large capacitance requirement. In
spite of being very worthwhile in HV applications, the MMC feasibility
for MV levels is still doubtful and more research in this aspect need to
be done.
For the converter design, there are few degrees of freedom during
the parameters selection and they are presented in Table 2.2.
The relation between the semiconductor voltage rating and the DC
link of the module is shown in (2.1) and the VMVDC , while the VMVDC
is described in (2.2) and (2.3).
VC = kuVsemi (2.1)
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Tab. 2.2: Design parameters of the MMC
Number of modules per arm Nmod
Semiconductors voltage rating Vsemi
DC link voltage of the module VC
Semiconductor utilization factor ku
Total voltage of the MVDC link VMVDC
line to line voltage of the MV grid VMVAC
Modulation index m
VMVDC = NmodVC (2.2)
VMVDC(MMC) =
√
2VMVAC
m
(2.3)
The number of modules can be calculated by
Nmod(MMC) =
√
2VMVAC
m · ku · Vsemi . (2.4)
The capacitance of the modules of the converter can be calculated
according to the energy fluctuation of the arm, which is related to the
grid frequency (f) [62,63]. Then, the required capacitance of the module
can be calculated by (2.5), where S is the apparent power, ∆VC is the
capacitor voltage ripple, cos(φ) is the input power factor and ω = 2pif .
More detail about the design of the MMC is presented in [62,63].
C(MMC) =
S
3ωNmodVC∆VC
(
1−
(
mcos (φ)
2
)2)2/3
(2.5)
2.2.2 Cascaded H-Bridge (CHB)
The CHB converter [55] is conceived by several modules connected in
series, creating one phase, and the three phases are connected in star,
as depicted in Fig. 2.3 (b). It is a well established topology and widely
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used in industry in MV applications, [56–60]. The H-bridge is mostly
adopted the basic cell, even though other topologies can be employed.
[39,56–60].
Many different strategies can be used to modulated the converter,
but the phase-shift has more advantages [56–60, 64] in terms of losses
distribution in the semiconductors and AC filter size reduction. More-
over, the operation and control scheme are very simple when this mo-
dulation strategy is used. The main disadvantages of the CHB are the
lack of a MVDC link for connection of MV loads/sources and the need
of isolated sources connected to each module. This last characteristic,
however, is not a disadvantage in modular ST application, because the
CHB is connected to the DC-DC stage, which is conceived by several
isolated DC-DC converter, as explained later.
Similarly to the MMC, the equations (2.1) and (2.2) are also valid
for designing the CHB converter. Although this converter does not
present a single MVDC link, a virtual MVDC link voltage is defined as
the sum of all the capacitor voltage of the modules of one phase and
this parameter is calculated by (2.6). This quantity will be used in the
comparison between the CHB and MMC in the next section.
VMVDC(CHB) =
√
2
3
VMVAC
m
(2.6)
The Nmod means the number of modules per phase and it is de-
scribed in terms of the VMVAC , as
Nmod =
√
2
3
VMVAC
mkuVblock
. (2.7)
To design the DC link capacitor of the module, some criteria must
be attended. The most severe one refers to the oscillating instantaneous
power given by
p(t) = v(t) · i(t) = V(pk)sin(ωt) · I(pk)sin(ωt)
p(t) =
V(pk)I(pk)
2
[1− cos (2ωt)]
(2.8)
where, v(t) and i(t) are the instantaneous grid voltage and current,
respectively, while V(pk) and I(pk) are the grid voltage peak and grid
current peak, correspondingly.
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Tab. 2.3: Main equations for the design of the CHB and MMC converters
Design MMC CHB
Module voltage VC = kuVblock
MVDC link VMVDC = NmodVC
MVDC link VMVDC =
√
2VMVAC
m
VMVDC =
√
2
3
VMVAC
m
N◦ of modules Nmod =
√
2VMVAC
mkuVblock
Nmod =
√
2
3
VMVAC
mkuVblock
Capacitance C =
S
3ωNmodVC∆VC
(
1−
(
mcos (φ)
2
)2)2/3
Cmin =
S
fs
(
VC∆VC −∆VC2
)
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Thus, using the amount of energy associated with the instantaneous
power oscillation, the capacitance is calculated by (2.9) [65,66].
C(CHB) =
S
fs
(
VC∆VC −∆VC2
) (2.9)
These equations required for the the MMC and CHB design are
summarized in Table 2.3.
2.2.3 Comparison and Discussion
The CHB and MMC have some features in common: modularity, possi-
bility of fault-tolerance implementation, multilevel operation, reduced
dv/dt (EMI) and filter size. The MMC presents the additional advan-
tage of providing the MVDC link for the connection of MV loads/sources,
but it is penalized with a very complex control system, bulky filter on
the DC side (when compared to the CHB topology), and high cost. For
these reasons, it has not been adopted for MV applications yet, but
only in HV applications.
To verify which converter is more suitable for the ST implemen-
tation, both converters are designed, considering the specification of
Table 2.1 and the results are compared in terms of the power devices
requirements. For a trustworthy comparison, the same level for the MV
grid, as well as the same semiconductor’s blocking voltage are assumed
for both converters. Different application scenarios for the ST, in terms
of grid voltage and power level, are assumed and then the specification
presented in Table 2.1 has been used.
The design is realized according to [62,63,65,66], considering a mo-
dulation index of m = 0.8 and switching frequency of fs = 5 kHz. Fur-
thermore, an utilization factor of the semiconductor voltage of ku = 0.65
is considered, i.e. the maximum voltage over the semiconductor is 65%
of its voltage rating. The results are presented in Fig. 2.4 and Fig. 2.5.
Fig. 2.4 shows the number of modules required by each topology ac-
cording to the voltage rating of the chosen semiconductor. The results
are plotted for several cases of grid voltage. As can be observed, the
CHB converter requires fewer modules compared to the MMC. Con-
sequently, the number of components is also lower. The total number
of semiconductors required by each converter is shown in Fig. 2.5 (a),
when semiconductors rated for 1.7 kV are used. Regardless the grid
voltage, the CHB requires 60% less semiconductors than the MMC.
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Fig. 2.4: Comparison between the MMC and CHB converters. Required
number of modules in function of the selected semiconductor blocking voltage,
for different grid voltages: (a) 6.6 kV, (b) 7.2 kV, (c) 10 kV, (d) 13.8 kV.
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Fig. 2.5: Comparison between the MMC and CHB converters. (a) Number
of semiconductors according to the grid voltage application (considering a
semiconductor blocking voltage of 1.7 kV), (b) required capacitance according
to the grid voltage.
It is important to note that fewer modules does not mean only fewer
semiconductor, but also fewer auxiliary components, like gate drive
unit, auxiliary power supply and communication/control system. They
penalize considerably the cost of the system.
The total required DC link capacitance for both converters are plot-
ted in Fig. 2.5 (b), considering the scenarios shown in Table 2.1. The
values presented in this graphic are the total capacitance required per
phase. Note that not only the grid voltage changes according to the
different scenarios, but also the power level and grid frequency (see Ta-
ble 2.1). These results show that the total capacitance of the MVDC
link can be reduced in approximately 80% when the CHB converter is
adopted instead the MMC.
Overall, the CHB presents more advantages than the MMC in terms
of: number of modules and semiconductors, required capacitance, as
well as control implementation simplicity. For these reasons, the CHB
represents the most promising solution and it is selected to implement
the MV stage of the ST architecture.
2.3 DC-DC Stage
The DC-DC stage is considered the core element of the ST architecture,
because it is responsible for connecting the MV side to the LV side,
providing galvanic isolation in medium or high frequency among them.
In consequence of its strict requirements discussed next, this stage is
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the most challenging for the implementation [19,39,48,49,67]. The high
voltage and current levels involved in the power conversion make the
DC-DC stage responsible for the majority of the system losses; hence
it deserves more attention during the design. The requirements and a
review of the possible solutions for this stage are discussed next.
2.3.1 Requirements
The requirements of the DC-DC stage used in the ST, independently
of the adopted approach (modular or non-modular) are summarized as
follow.
I High voltage capability in the MV side: Handle voltage level
of around 10 kV to 25 kV.
I High current in the LV side: Current level in the range of 100
A to 2000 A is expected, considering the specification shown in
Table 2.1.
I High voltage isolation: The medium frequency (MF) or high
frequency (HF) transformer employed has an isolation require-
ment defined by voltage of the MVDC link, i.e. between 10 kV
to 15 kV, regardless the solution adopted for this stage.
I Decoupling degree between the MV DC side and the LV
DC side: Ability to provide total decoupling between the MVAC
grid and the LVAC grid, so that the MV stage and LV stage con-
verters can operate independently from each other. It means that
the MV AC-DC stage can operate and provide the required ancil-
lary services to the MV grid (e.g. provide reactive power), without
disturb or be disturbed by the LV DC-AC stage operation. The
same remark is also valid for the LV DC-AC stage operation. To
achieve such decoupling degree, both DC links (MV and LV) must
be maintained constant with minimal oscillation voltage (i.e. 5%
of the LVDC [19]) and the DC-DC converter should guarantee the
voltage regulation.
I Control of the power flow: Ability to control the power flow
between the LVDC link and MVDC link and manage the connec-
tion of loads of both sides [16,17,22].
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I Bidirectionality: many publications agree that the bidirectional
power flow capability is required for the DC-DC stage [16–19,22].
On the other hand, this requirement is questionable, because the
reverse power is an exceptional case in distribution system. If eco-
nomically viable, unidirectional solution could also be accepted.
Despite that, bidirectionality is considered as a requirement in
this work.
I Dc breaker function: overload and short-circuit protection
(working as a DC breaker) of the possible load/source/microgrid
connected to the LVDC link [16–19,22].
I High efficiency: The ST is not only intended to replace the LFT
of the distribution system, but also solve problems resulting by the
grid modernization [19]. However, high efficiency is expected for
the ST, in order to compete with the LFT. The highest efficiencies
obtained so far from a SST in traction application is around 95%
to 97%, for two processing stages (i.e. AC-DC and DC-DC) [29].
Taking this fact into account, an ambitious efficiency of 96% is
defined for the whole ST system, as shown in Fig. 2.6 (b). The
MV stage can achieve an efficiency around 98.6% to 99.3% [29,68],
when multilevel converters are used, while the LV stage can offer
an efficiency in the range of 98.8% to 99.2% [69–71]. The DC-DC
stage should provide an efficiency between 97.5% and 98.6%, so
that the entire system achieves the desired efficiency, as shown in
Fig. 2. Thus, an efficiency goal over 97.5% can be defined.
2.3.2 Basic Module Topologies
From the previous requirements, the high efficiency is the most severe
one. The adopted modular approach contributes a lot in favor of per-
formance improvement of the ST, because this approach allows the use
of lower voltage rating devices, which perform significantly better than
those rated for higher voltage [19]. As described before, this approach
consists in several basic modules combined to built the entire architec-
ture, as shown in Fig. 2.6 (a). The basic modules are isolated DC-DC
converters, as depicted in Fig. 2.6 (c), and many topology options are
available. The topology choice of the basic module plays an important
role in the ST design, once the performance of the entire system de-
pends on the efficiency of the individual module. Taking into account
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Fig. 2.6: (a) Equivalent single phase modular ST architecture adopting the
selected CHB, (b) expected efficiency for for the whole system, as well as
for each power conversion stage ([Ref MV] = [29, 68], [Ref LV] = [69–71]),(c)
implementation of the basic module of the modular DC-DC stage.
the ST specification shown in Table 2.1 and a reasonable number of
modules (e.g. 5 to 20), the specification of the DC-DC basic module is
in the range shown in Table 2.4. Considering this and the requirements
described earlier, an overview of the most suitable topologies for the
basic modules is presented as follow.
The most suitable topologies can be classified according to its op-
eration principle, as illustrated in Fig. 2.7, as: active bridge, resonant
converter and conventional full bridge DC-DC converter. The convert-
ers belonging to the active bridge converter family perform similarly,
but each of them has its own peculiarities. Conversely, the converters
Tab. 2.4: Specification range of the basic module of the DC-DC stage
Power level 5 to 100 kW
Input voltage 0.6 kV to 1.7 kV
Output Voltage 600 V to 800 V
Isolation Frequency 1 kHz to 40 kHz
Desired efficiency >97.5%
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Fig. 2.7: Classification of the most suitable DC-DC converters to be used
as the basic module of the DC-DC stage. The topologies can be classified in
three types: active bridge converters type, resonant converter and full-bridge
conventional converters.
belonging to the Full-bridge DC-DC classification operate completely
different. All suitable topologies are discussed as follow.
Dual Active Bridge
The Dual Active Bridge (DAB) converter [72] is composed by two active
bridges isolated by a MF/HF transformer, as shown in Fig. 2.8 (a). It
has been used in a wide range of voltage (12 V to 5 kV) and power
(100 W to 1 MW) [50, 73–78] and it was firstly applied in ST in [33].
To modulate the converter, several strategies have been presented in
literature, but the Phase-Shift Modulation (PSM) is the most used one.
The main current and voltage waveforms of the DAB using the PSM
is shown in Fig. 2.8 (b). The PSM is characterized by zero voltage
switching (ZVS) turn-on, but this features depends on the input and
output voltages relation and also the load [72]. As the input and output
voltage are considered constant in ST application, the converter can be
properly designed to work with ZVS for its entire range of operation.
Consequently, this scheme offers several advantages for the converter
operation. The power is controlled by the phase difference among the
bridges and it can be generally described in (2.10), where fs is the
switching frequency of the converter, ϕ is the phase shift angle, Lr is
the leakage inductance, n is the transformer turn ratio and vi and vo
are the input and output voltages, respectively, as shown in Fig. 2.8
(a).
P =
ViVo
2pifsLrn
ϕ
(
1− |ϕ|
pi
)
(2.10)
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Fig. 2.8: Potential converter to be used as the basic cell of the modular
ST: (a) DAB topology (b) PSM waveforms. Possible basic cells: (c) flying-
capacitor, (d) three-level, (e) NPC. (f) output power of the DAB in function
of ϕ.
P =
V 2i
2pifsLr
dϕ
(
1− |ϕ|
pi
)
, d =
nvo
vi
(2.11)
The inductor current of the DAB is described by (2.12), according
to the waveforms presented in Fig. 2.8.
iLr (t) =

Vi + nVo
Lr
t+ I (0) , 0 < t <
ϕ
2pifs
Vi − nVo
Lr
(
t− ϕ
2pifs
)
+ I (0) ,
ϕ
2pifs
< t <
Ts
2
(2.12)
The output power of the converter described by (2.11) is plotted in
function of the phase-shift ϕ in Fig. 2.8, considering different input-
output voltage ratio (d). In summary, to achieve the ZVS operation,
the condition of iLr(0) ≤ 0 and iLr(ϕ) ≥ 0 must be satisfied. Apply-
ing these limits in (2.12), the ZVS boundary conditions are obtained
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and described in (2.13). Accordingly, the area constrained by (2.13)
indicates the soft-switching region of the DAB converter, which is the
desired operation region, as highlighted in Fig. 2.8 (f).
dZV S(up) = 1− 3ϕ
2pi
dZV S(down) =
1
1− 3ϕ
2pi
(2.13)
In Fig. 2.8 (f), it is noticed that the DAB converter operates in soft-
switching independently from the output power if d = 1, i.e. vi = nvo.
Consequently, the DAB converter can be properly design for operating
with soft-switching for the whole load range.
Originally, this converter was proposed using the H-bridge as the
active bridge, as shown in Fig. (a). Nevertheless, different topologies
(as depicted in Fig. 2.8 (c) to (e)) can be adopted as an active bridge of
the DAB, as reported in [73]. Because of its soft-switching operation,
high performance is expected, but it depends on the design and the
employed semiconductors. In [78], a 4 kW DAB prototype based on
1.2 kV Silicon (Si) IGBT has achieved an efficiency of 97.1%, while an
efficiency of 97.5% was reported in [73], for a 6.25 kW prototype based
on Silicon-Carbide (SiC) MOSFETs. Similarly, an optimized design
of the DAB is presented in [50], where 1.2 kV SiC MOSFETs were
employed and an efficiency of 98.2% was obtained.
The most important publications about this converter reporting the
obtained efficiency are summarized in Fig. 2.16. As can be noticed, the
converter presents an efficiency range around 94.5% to 98.2%.
2.3.3 Three-Phase DAB
A three-phase version of the DAB is obtained by adding one more leg
to the active bridge (making it a three-phase bridge) and using a three-
phase MF/HF transformer, as illustrated in Fig. 2.9 (a) [72]. This
converter was firstly described in [72], but intensively investigated in
[79–85]. The main advantage of this structure over the classical DAB
is the output current ripple reduction, implying in a smaller output
capacitor bank. Apart from that, both converters perform similarly,
regarding the voltage and current stress on the semiconductors and
transformer [72]. The disadvantage is the high number of counterparts
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Fig. 2.9: (a) Three-Phase DAB converter [72], (b) PSM waveforms, (c)
three-phase DAB topology based on six leg on primary side [80], (f) output
power in function of ϕ.
and complex structure of the transformer. In fact, this converter is
normally used in high current applications.
The power flow is also controlled by the phase difference between
both bridges, as generally described in (2.14) and the ZVS feature is still
preserved. The main current and voltages waveforms of the three-phase
DAB using the PSM is presented in Fig. 2.9 (b).

P =
ViVo
2pifsLrn
ϕ
(
2
3
− ϕ
2pi
)
,
pi
3
< ϕ <
2pi
3
P =
ViVo
2pifsLrn
(
ϕ− ϕ
2
pi
− |ϕ|
pi
)
,
2pi
3
< ϕ < pi
(2.14)
From the inductor current waveform of the shown in Fig. 2.9 (b)
and analyzing the equivalent circuit of the converter for each operation
point, the instantaneous inductor current is derived and presented in
(2.15).
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i (t) =

I (0) +
Vi (1 + d)
3Lr
t, 0 < t < ϕ2pifs
I
(
ϕ
2pifs
)
+
Vi (1− d)
3Lr
(
t− ϕ
2pifs
)
, ϕ2pifs < t <
Ts
6
I
(
Ts
6
)
+
Vi (2− d)
3Lr
(
t− Ts
6
)
,
Ts
6 < t <
ϕ
2pifs
+ Ts6
I
(
ϕ
2pifs
+
Ts
6
)
+
Vi (2− 2d)
3Lr
(
t− ϕ
2pifs
− Ts
6
)
,
ϕ
2pifs
+ Ts6 < t <
Ts
3
I
(
Ts
3
)
+
Vi (1− 2d)
3Lr
(
t− Ts
3
)
, Ts3 < t <
Ts
3 +
ϕ
2pifs
I
(
ϕ
2pifs
+
Ts
3
)
+
Vi (1− d)
3Lr
(
t− ϕ
2pifs
− Ts
3
), ϕ2pifs + Ts3 < t < Ts2
(2.15)
Assuming the steady-state condition, the equality i(0) = −i(pi) is
then satisfied. Solving this equation, the initial condition of the current
I(0) is therefore obtained and described by (2.16).
I (0) =
Vi
3Lrfs
(
d
3
− d ϕ
2pi
− 1
3
)
(2.16)
The output power of the converter described by (2.14) is plotted
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in function of the phase-shift ϕ in Fig. 2.9 (d), considering different
input-output voltage ratio (d). Similarly to the single-phase DAB, the
three-phase DAB operates under ZVS if the condition iLr(0) ≤ 0 and
iLr(ϕ) ≥ 0 are satisfied. Applying these limits in (2.15), the ZVS
boundary conditions are determined by (2.17), for 0 ≤ ϕ ≤ pi/3, and
(2.18) for pi/3 ≤ ϕ ≤ pi/2.

dZV S(up) = 1− 3ϕ
2pi
dZV S(down) =
1
1− 3ϕ
2pi
(2.17)

dZV S(up) =
3
2
− 3ϕ
pi
dZV S(down) =
1
3
2
− 3ϕ
pi
(2.18)
The three-phase DAB operate with ZVS regardless the load if d = 1.
Therefore, if the input and output voltage are constant without signif-
icant variation, the converter can be properly designed to operate with
soft-switching for the entire range of load, similarly to the single-phase
DAB. The design procedure of the converter is reported in [79], where
a 8 kW prototype using Si IGBTs was built and an efficiency of 96%
was experimentally demonstrated. Different transformers connections
have also been investigated [80], but no significant improvement on the
efficiency has been experimentally demonstrated. In [85], maximum
efficiency of 94.1% and 94.6% were obtained for the Y-Y and Y-∆ con-
nection of the transformer, respectively. A variant topology using six
legs and three single-phase transformers, as presented in Fig. 2.9 (c),
is proposed in [80]. In that work, a prototype of 20 kW was developed,
reaching an efficiency of 94.7%.
The maximum efficiency reported in literature for this converter
was 96%, as can be noticed in Fig. 2.16, assuming the most relevant
publications.
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2.3.4 Multiple Active Bridge
Another variant topology derived from the DAB is obtained by cou-
pling more active bridges to the same high frequency transformer, as
depicted in Fig. 2.10 (a). This converter, named as Multiple Active
Bridge (MAB), was introduced in [86], where three active bridges were
connected to the same transformer. The converter was generalized to
multiple bridges connected to a multiwinding transformer in [87] and
a version based on four bridges (named as Quadruple Active Bridge
(QAB)) was applied in a ST architecture in [88,89].
This structure has the ability to connect more sources/load with
different voltage levels using less converters. When applied to modular
ST architecture, the MAB converter offers the advantage of reducing the
number of modules and HFT [47], but preserving the same advantages
of the DAB converter. The simplified waveforms of the converter is
depicted in Fig. 2.10 (b). The power exchange among the bridges
can be independently controlled, as illustrated in Fig. 2.10 (c) , by the
phase difference among the bridges. For instance, considering the circuit
shown in Fig. 2.10 (a) where three bridges are used, two equivalent
models can be used to analyze the converter: the ∆-model (cf. Fig.
2.11 (a)) and the Y -model (cf. Fig. 2.11 (b)).
In the models presented in Fig. 2.11, the voltages and the inductance
are reflected to the primary side using the relation shown in (2.19).
 V1(r) = V1
L1(eq) = L1
 V2(r) = V2/n2
L2(eq) = L2/n
2
2
 V3(r) = V3/n3
L3(eq) = L3/n
2
3
(2.19)
The ∆-model is more suitable to analyze the power flow among the
bridges and it can be directly obtained from the Y-model using the
transformation presented in (2.20) and (2.21).
L12(eq)) =
LLK
L3(eq)
, L13(eq)) =
LLK
L2(eq)
, L23(eq)) =
LLK
L1(eq)
(2.20)
LLK = L1(eq)L2(eq) + L1(eq)L3(eq) + L2(eq)L3(eq) (2.21)
Using the PSM, the power exchanged among two sources, like V1
and V2 for instance, is controlled by the phase displacement between
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Tab. 2.5: Power flow direction of the MAB converter according to the phase-
shift angle
Power flow Parameters Control parameter
from V1 to V2 P12 ϕ1
from V1 to V3 P13 ϕ2
from V2 to V3 P23 ϕ1 − ϕ2
the bridges 1 and 2, defined as ϕ1. Consequently, Table 2.5 shows the
power flow direction (cf. Fig. 2.10 (c)) according to the phase-shift
angle used to control the correspondent power.
The same procedure used to determine the power transference of
the DAB converter can be applied to the MAB converter. Therefore,
considering the variable shown in Table 2.5, the power transference of
the MAB is expressed in (2.22).
Fig. 2.10: (a) Topology of the MAB converter [72], (b) PSM waveforms, (c)
equivalent circuit highlighting the power flow exchanged among the sources.
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Fig. 2.11: Equivalent model of the MAB converter based on three bridges:
(a) ∆-model and (b) Y-model.
P12 =
V1(r)V2(r)
2pifsL12(eq)
ϕ1
(
1− |ϕ1|
pi
)
P13 =
V1(r)V3(r)
2pifsL13(eq)
ϕ2
(
1− |ϕ2|
pi
)
P23 =
V1(r)V3(r)
2pifsL13(eq)
(ϕ2 − ϕ1)
(
1− |(ϕ2 − ϕ1)|
pi
)
(2.22)
The total power transferred by the voltage source V1, V2 and V3 is
given by (2.23).
P1 = P12 + P13
P2 = P21 + P23 = −P12 + P23
P3 = P31 + P32 = −P23 − P13
(2.23)
Note that P1 + P2 + P3 = 0. As can be observed in (2.23), the
power P1 transferred by the source V1 depends from the angles ϕ1 and
ϕ2 and the variation of the power in function of these angles is shown
in Fig. 2.12. Similarly to the conventional DAB converter, the MAB
can operate with ZVS if some conditions are satisfied. For instance,
the bridge 1 related to the source V1 achieves ZVS if the condition
iL1(0) ≤ 0 and iL1(ϕ1) ≥ 0 is satisfied, implying in: dZV S(up1) =
V2(r)/V1(r) = 1 − 3ϕ1/(2pi), dZV S(up2) = V3(r)/V1(r) = 1 − 3ϕ2/(2pi),
dZV S(down1) = 1/dZV S(up1) and dZV S(down2) = 1/dZV S(up2).
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Fig. 2.12: Variation of the power P1 in function of the phase shift-angles ϕ1
and ϕ2.
Finally, Fig. 2.12 (b) shows the variation of the power P1, emphasiz-
ing the region of soft-switching and hard-switching operation, according
to the angles.
Although the MAB has been more often discussed in literature re-
cently, most of the publication focuses on the modeling and control
strategy of the converter. In fact, very few papers have focused on the
design and only [90,91] presented efficiency results obtained experimen-
tally. A maximum efficiency of 92% was reported in [90], while 91.7%
was presented in [91]. In both cases, three active bridges were used,
as well as standards Si-MOSFETs, to develop the prototype. So far,
higher efficiency values have not been reported in literature.
2.3.5 Series Resonant Converter
Another candidate to be used as a basic module of the modular ST is
the series resonant converter (SRC) and this topology is illustrated in
Fig. 2.13 (a). This converter is well-known and it has been very used
in a large range of voltage and power application [92–97]. In spite of
its similarity to the DAB topology, the SRC operates with sinusoidal
current shape on the transformer (as shown in Fig. 2.14 (a)), resulting
in a complete different operation.
Analyzing the converter according to [98–100], the input-output vol-
tage relation is obtained and described in (2.24), where Q is the quality
factor, ωs is the angular switching frequency, ωo is the angular resonant
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Fig. 2.13: (a) Topology of the SRC converter, (b) modified SRC converter
using the three level topology in the primary side and (c) using the NPC in
the primary side.
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Fig. 2.14: (a) Main waveforms of the SRC and (b) normalized voltage gain
(Vo/Vi) of the SRC in function of the normalized operation frequency (fo/fs),
according to the quality factor.
frequency and Ro is the load resistance. These variables are expressed
in (2.25).
Vo
Vi
(jω) =
1
1 + jQ
(
ωs
ωo
− ωo
ωs
) (2.24)
ωs = 2pifs, ωo =
1√
LrCr
, Q =
ωoLrpi
2
8Ro
(2.25)
Fig. 2.14 (b) shows the normalized voltage gain (Vo/Vi) of the SRC
in function of the normalized operation frequency (fo/fs), according to
the quality factor. According to this figure, the gain of the SRC varies
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according to the frequency, and usually the switching frequency is used
to control the output voltage of the SRC. However, this strategy implies
in a complex control system and oversize of the high frequency trans-
former (HFT), once it must be designed to operate for the minimum
frequency.
The most efficient operating point of the SRC is when the con-
verter operates in the discontinuous conduction mode (DCM) with
the switching frequency (fs) equal or slightly below the resonance fre-
quency (fo), i.e. with unit gain. In this operation mode, the primary
side switches achieve ZVS and the output diodes achieve zero current
switching (ZCS) [95]. Moreover, the converter has good transformer
utilization and also low EMI emission, due to the smooth current shape
(low di/dt). In this operation point, the power flow it not directly con-
trolled and the power conversion between input and output is defined
by (2.26), where n is the transformer turn ratio. On the other hand,
it is not a disadvantage in ST application, once the system has enough
degrees of freedom to control the input voltage by using the front-end
rectifier (first stage).
Vo = n · Vi (2.26)
To optimize the efficiency of the SRC, a computer-aided design ap-
proach is proposed in [96], in which a peak efficiency of 97.4% was
achieved. In [95], a SRC using Gallium-Nitride (GaN) devices was de-
veloped and a maximum efficiency of 98.3% is obtained. Nevertheless,
this design was carried out for low power (up to 300 W) and low vol-
tage (up to 400V) applications. A high efficiency SRC is reported in [92]
for higher power and voltage level application (5 kW, 600 V). In that
paper, SiC MOSFETs are used, presenting a peak efficiency of 97.6%,
in which is one of the highest reported in literature, considering the
power/voltage level.
Similarly to the DAB, different topologies were used on the SRC,
as illustrated in Fig. 2.13 (b) and (c). A modified SRC converter using
the bridge presented in Fig. 2.13 (b) was proposed in [97], where a
peak efficiency of 98.1% was demonstrated. Similarly, the neutral point
clamped (NPC) topology was applied to the SRC (as shown in 2.13 (c)),
reaching an efficiency of 97.6%. Therefore, the basic topology used on
the SRC does not affect significantly the converters efficiency.
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Fig. 2.15: (a) Topology of the Full-Bridge PWM converter and (b) main
waveform of the FB-PWM converter. (c) Topology of the Phase-Shift Full-
Bridge ZVS converter (PSFB-ZVS) and (d) its main waveforms.
2.3.6 Full-Bridge Topology
The standard full-bridge converter, Fig. 2.15 (a) and (c), is also a
potential topology for the basic module of the ST. This converter is
well-known and different operation modes are possible for it. By using
the pulse width modulation (PWM) with duty-cycle control (D), the
converter (named as FB-PWM) behaves as an isolated Buck converter,
when transfers power from Vi to Vo, or as an isolated Boost converter,
in case of reverse power flow, as described in [101]. The main waveforms
of the FB-PWM are depicted in Fig. 2.15 (b). In this operation mode,
the power conversion between input and output is determined in (2.27)
and the converter operates with hard-switching, increasing considerably
the losses. 
Vo = n ·D · Vi , Buck mode
Vo =
n
1−D · Vi , Boost mode
(2.27)
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In [101], an optimized design of a 1.7 kW FB based on structure
shown in Fig. 2.15 (a) and using GaN devices is reported. Due to the
characteristic of low switching losses of the employed devices, a very
high efficiency of 98.8% was obtained. Furthermore, four MOSFETs
were used in parallel, favoring the conduction losses reduction, but pe-
nalizing the cost. Still, the converter was designed for low voltage,
enabling the use of 600 V rated devices.
Conversely, the converter can operate with phase-shift modulation,
where the power transference is controlled by the phase difference be-
tween the legs of primary side bridge. Using this modulation, the con-
verter operates with ZVS and it became well-known as phase-shift full
bridge ZVS converter (PSFB-ZVS) [102]. Unlike the traditional FB
converter, the PSFB-ZVS makes use of the resonant transition during
the commutation of the semiconductor to achieve ZVS operation. The
transition occurs between the intrinsic capacitor of the semiconductors
and the leakage inductance (Lr) of the transformer. External capac-
itors might be used in parallel with the semiconductors to adjust the
commutation of the converter. The output voltage of the PSFB-ZVS
is determined by (2.28). The disadvantage of this topology is the pres-
ence of duty-cycle loss ∆D, given by (2.28), which is a load dependent
relation. Therefore, the control system needs to compensate the vol-
tage drop in virtue of the duty-cycle loss ∆D. Another drawback is the
limitation of the soft-switching range.
Vo = nVi (D −∆D) , ∆D = 4fsLrnIo
Vi
(2.28)
An optimized design of the PSFB-ZVS is presented in [102], where
four Si-MOSFETs were used in parallel to reduce the conduction losses.
In that work, a maximum efficiency of 98.2% is demonstrated. There-
fore, depending on the operation mode of the full-bridge converter, spe-
cial devices are needed to obtain high efficiency.
As can be seen in Fig. 2.15 (a) and (c), different output rectifiers can
be used. A disadvantage of this converter is its input-output asymmetry.
It means, that the converter operates differently in case of reverse power
flow, regardless the adopted rectifier.
2.3.7 Comparison and Discussion
From the literature review, the performance of the converters described
previously are compared, in order to recognize the most suitable topol-
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Fig. 2.16: Efficiency comparison of the possible DC-DC converters candi-
dates to be used as the basic module. (Only the most relevant publication
in literature, considering the data obtained experimentally is included in this
graphic).
ogy and determine the key parameters for obtaining high efficiency.
Thus, the most relevant publications for each topology (only those with
experimental values of efficiency) were collected and plotted in the Fig.
2.16. This figure shows the efficiency versus the power level of the
converters, where the expected efficiency is highlighted. As can be no-
ticed in this figure, different topologies perform similarly in terms of
efficiency. It means that not only the converter choice, but also the
topology of the basic cell of the converter, semiconductor technology
and design procedure play a key role on the converter’s performance.
These features are discussed next.
I Converter Topology: Only the DAB, SRC and FB converters
have presented efficiency over the expected value of 97.5%. On
one hand, it suggests that these topologies are the most promises
for the basic module. On the other hand, the DAB and SRC
topologies presents a wide range of efficiency, It shows that the
topology choice plays an important role, but it is not the lone
reason that leads to high performance.
Analyzing the FB converter, its high efficiency was demonstrated
only for lower power and voltage prototypes [101, 102]. To reach
such efficiency level, several devices were used in parallel in both
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works, reducing the conduction losses, but increasing consider-
ably the cost. This topology has also the disadvantage to be
asymmetrical from input-output viewpoint, i.e. it operates differ-
ently (with different performance) in case of reserve power flow.
Thus, this converter is not a preferable choice for the DC-DC of
the ST.
The three phase DAB does not present significant advantages in
term of performance, when compared to the conventional DAB.
The only advantage is the reduction of the output voltage rip-
ple. Furthermore, this converter has at least four additional semi-
conductors and a more complex transformer structure, increasing
considerably the cost. Thus, it is not considered for the basic
module.
From the literature review, the MAB could be directly discharged,
because of its poor performance. However, its potential has not
been explored so far and indeed there is no publication discussing
efficiency. In fact, it operates similarly to the DAB and, then
similar efficiency can be expected. In addition to the performance,
the cost plays an important role. In [47], the economic advantage
of the MAB compared to the DAB was demonstrated, making it
a potential converter to be used as a basic module.
I Basic Cell: Although different cells can be used on the DAB
converter, their performance do not differ significantly. Actually,
the highest efficiency of the DAB was obtained using the clas-
sical H-bridge topology [50]. Thus, it is possible to reach high
efficiency, regardless the cell used as an active bridge of the DAB.
The same observation is valid for the SRC converter, where the
highest efficiency was obtained for a modified topology as the ba-
sic cell [95].
I Semiconductor Technology: As can be noticed in Fig. 2.16, all
the topologies with high efficiency are based on the wideband gap
devices, denoting that the semiconductors selection is a key point
for improving the converter’s performance. The GaN semiconduc-
tors are not suitable for ST application, because of its blocking
voltage limitation (up to 650 V). On the other hand, SiC semi-
conductors are commercially available for voltage rating of 1.2 kV
and 1.7 kV and this voltage tends to increase even more. Devices
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Tab. 2.6: Comparative analysis of the basic DC-DC converters
Topology N◦ of Switching Symmetry Output Control
devices charact ripple
DAB 8 ZVS yes high active
3P-DAB 12 ZVS yes low active
MAB 12 ZVS yes high active
SRC 8 ZVS/ZCS yes medium open loop
FB-PWM 8 Hard no medium active
FSFB-ZVS 6 ZVS no medium active
with voltage rating of 3.3 kV has already been developed, but they
are not yet commercialized [103–105]. SiC semiconductors have a
huge potential in ST application, because its suitable voltage and
current levels associated to its high performance. As the cost also
plays an important role, the standard Si IGBT commercialized
with very low price compared to SiC MOSFETs should also be
highlighted.
Table 2.6 summarizes the features of each converter discussed be-
fore. From the review, the SRC, DAB and MAB can be highlighted as
the preferable choices for the basic module of the DC-DC. The DAB
and MAB belong to the same family of converters and they perform
similarly [47,86,87,90]. The DAB is a particular case of the MAB con-
verter. According to [47], the MAB represents a cost-effective choice
compared to the DAB, and then it is selected for further investigation.
To verify what is the most suitable solution among the MAB and SRC
for the implementation of the DC-DC stage, both topologies must be
analyzed in detail. Therefore, the next chapter are dedicated for a
deeper investigation of the SRC and the MAB converter.
2.4 LV AC-DC Stage
The last stage of the ST is the voltage source inverter (VSI) connected
to the LV AC grid and it generates the sinusoidal AC voltage with high
quality to the load. The LV stage is the most susceptible one to the LV
grid disturbs and its output filter (common mode and differential mode
filter) must be carefully designed. The conventional grid voltage level
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involved on the power conversion enables the use of mature topologies,
which are well established and accepted by academia and industry. Fur-
thermore, standard semiconductor with low blocking voltage (600 V or
1.2 kV, depending on the chosen topology) can be used. It offers a broad
choice of devices, benefiting the converter’s design and optimization.
The challenges of this stage are the high current involved and the
EMI filter design. Interleaved approach can be used to handle the high
current, depending on the power level. Regarding the EMI filter, it must
be properly design to avoid disturbance injection in high frequency to
the grid.
Its main requirement is the availability of the neutral conductor,
once the LV electric distribution grid is based on the Terra-Terra (TT)
configuration. Moreover, unbalance and non-linear loads are expected,
creating zero sequence current that must be handle by the VSI. A four-
wire VSI (with a neutral connection in addition to three-phase connec-
tions) are normally used in this case to provide full control over the
phase voltages and thereby to ensure good voltage quality. Among the
most suitable topologies, the standard two level voltage source inverter
(VSI), the three-level neutral point clamped (NPC) and the T-type
topologies can be highlighted.
2.4.1 2-Level VSI
The topology of the 2-level VSI converter is depicted in Fig. 2.17 and
it is considered a very mature technology. Its popularity in different
application, such as AC motor drivers, wind and photovoltaic system,
many research have been carried out, and many modulation, control
strategies and optimization methods have been proposed.
To provide the fourth wire connection, there are two common meth-
ods: use split capacitors on the DC link with the neutral conductor
connected to the middle-point of the DC link, as shown in Fig. 2.17
(a) [106,107] or to use a four legs VSI, where the fourth leg is connected
to the neutral conductor, as depicted in Fig. 2.17 (b) [69] [108, 109].
The first method is simpler and uses fewer semiconductors. In this case,
the VSI operates as three single phase half bridge inverters. Hence, the
utilization of the DC link (defined as the peak phase voltage magnitude
relative to the LVDC link voltage) is limited. Another drawback is
the large zero sequence current produced by unbalanced and nonlinear
loads connected to the grid, implying in voltage deviation on the split
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Fig. 2.17: Topologies of the 2-Level four wires VSI converter: (a) VSI with
split capacitors on the DC link with the neutral conductor connected to the
middle-point of the DC link, (b) four legs VSI.
capacitors. It can be attenuated, when large capacitors are used, but
increasing the cost. Conversely, the four legs VSI, does not suffer from
the unbalance voltage problem, since the fourth legs can manage the
zero sequence current. It presents a line-voltage peak equal to half the
total DC link voltage, implying in 15% more utilization of the DC link
compared to the split capacitor solution [107,108].
The split capacitor approach is naturally configured for providing
the DC link connectivity, since most of the discussed DC grids are based
on the bipolar configure (i.e. positive, neutral and negative DC lines).
To overcome the aforementioned problem of the split capacitor VSI,
a balance circuit can be incorporated to the system as highlighted in
Fig. 2.17 (a) and described in [107]. The extra circuit guarantees the
capacitor voltage balancing, by the means of the neutral current control,
and improves the DC link utilization. In addition, it offer advantages in
terms of common mode voltage control, consequently EMI reduction,
and management of the DC link voltage.
The high performance of this converter have been demonstrated [71],
where an efficiency of 99.3% is mentioned.
2.4.2 3-Level NPC
The 3-level NPC, also known as diode clamped converter, was pro-
posed in [110] and it became well accepted by the industry, mainly
in AC drivers [64]. Its topology is illustrated in Fig. 2.18. Because
its multilevel operation, the output filter size is reduced, as well as
the EMI filter. [59, 64]. In contrast to the 2-level, the semiconductors
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Fig. 2.18: Topology of the 3-Level four wires VSI: (a) neutral point clamped
(NPC), (b) T-type VSI.
blocking voltage of the NPC is half of the DC link voltage. Thus, 600 V
semiconductor can be used in this topology, benefiting considerably the
efficiency. In [69], an optimum design of a NPC for a LV wind system is
presented and an efficiency of approximately 99% is described, attest-
ing the high performance of this converter. Its configuration with split
capacitor on the DC link allows this topology to provide the fourth wire
connection without the requirement of the additional balance circuit.
However, the extra leg improves the performance in terms of EMI and
energy management of the DC link [111]. Its main drawback is the large
amount of power devices compared to the 2-level VSI and the unequal
losses distribution on the semiconductor.
An alternative to the diode clamped converter is the T-type 3-level
converter, which circuit is shown in Fig. 2.18 (b). Similarly to the stan-
dard NPC, the T-type generates a three levels output voltage, reducing
the output filter and the EMI filter. It also enables the connection of
the neutral wire to the middle-point of its DC link and an extra leg is
also considered. On the other hand, this converter presents 16 semicon-
ductors (twice more than the 2-level VSI) and 8 of them are submitted
the total DC link voltage, while the others are submitted to half of the
DC link voltage. Consequently, semiconductor rated for 1.2 kV are re-
quired. Despite this drawback, high performance can be obtained with
this topology as described, where an efficiency of 99.2% is presented.
2.4.3 Discussion
Many researches have been carried out for the three mentioned topolo-
gies and their high performance have already been demonstrated. Re-
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Tab. 2.7: Characteristics of the two level and three level four wires VSI
Topology Number of Semiconductor AC peak
components voltage voltage
Split-capacitor 2-level VSI 8 Vdc
(√
3/2
)
Vdc
Four-legs 2-level VSI 8 Vdc Vdc
3-Level standard NPC 24 Vdc/2 Vdc
3-Level T-type 16 Vdc/2 Vdc
gardless the adopted topology, the LV stage can reach efficiency around
99% [69–71]. The only characteristic that deserves to be pointed out
is the needed of the fourth leg to improve the management of the zero
sequence current and voltage control. Table 2.7 presents a brief compar-
ison among the described VSI topologies, in terms of number of semi-
conductors, semiconductor blocking voltage and maximum AC peak
voltage in function of the DC link voltage (Vdc). Finally, any of these
three described converters can be chosen in this work. Thus the con-
ventional VSI with split capacitor is highlighted, because of the reduced
number of components. The available design methodology and modu-
lation strategies presented in literature can be successfully used for the
LV stage design and it does not deserve further investigation. Thus,
this stage is not the focus of this work and then no further analysis is
needed.
2.5 Smart Transformer Architecture
From the topology review and discussion, two suitable ST architectures
are finally defined for further investigation and their complete structure
are illustrated in Fig. 2.19 and Fig. 2.20. Both architectures use the
CHB converter to implement the MV stage and the conventional four
wires VSI to implement the LV stage. The architectures differ from each
other by the adopted solution of the DC-DC stage, where two strategies
are used: MAB-based solution (architecture 1) and SRC-based solution
(architecture 2).
The architecture 1 employs the MAB converter, where four active
bridges are used (i.e. QAB converter) and configured as shown in Fig.
2.19. Three bridges are connected to the MV side and one to the LV
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side, but different configurations are possible, as described in detailed
in chapters 4 and 5. This architecture presents higher performance in
terms of control, compared to the other one, because the MAB can
control power flow and voltage if necessary. The complete analysis and
design of the MAB converter are presented in Chapter 4.
The SRC is adopted in architecture 2, because its high efficiency
already demonstrated in literature. The idea is to investigated its po-
tential and the benefits that it can bring to the ST application. Then,
the optimum design of this converter is described in Chapter 3 of this
thesis. Unlike the MAB converter, the SRC operates in open loop
(without control). On one hand, it might be advantageous for SST for
traction, because the control system can be simplified. On the other
hand, it might be a problem in ST, because the requirement of high
performance control system might not be achieved in virtue of its con-
Fig. 2.19: Selected modular ST architecture 1: CHB associated to the QAB
DC-DC converter.
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Fig. 2.20: Selected modular ST architecture 2: CHB associated to the SRC
DC-DC converter.
trol limitation. Adopting the SRC, the power flow and voltages must
be controlled by the MV stage and/or LV stage.
Fig. 2.21 and Fig. 2.22 shows the basic units used to build the mod-
ular architectures 1 and 2, respectively. The basic unit is defined as the
part that can be combined for conceiving the entire ST system. Once
designed, they can be combined to compose the entire architectures,
according to the grid specification (voltage and power levels).
Both architectures operate similarly from the perspective of the MV
stage and the LV stage. However, they perform different from the view-
point of the DC-DC stage and indeed different outcomes in terms of ef-
ficiency, cost, reliability and capability to provide ancillary services can
be expected. The architecture 1 tends to perform better with respect to
the cost and capability to provide ancillary services, whereas the second
with respect to the efficiency. A qualitative comparison of these two ar-
chitectures is shown in Fig. 2.23 considering the ST requirements. In
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Fig. 2.21: Basic unit of the architecture 1 selected for further investigation.
Fig. 2.22: Basic unit of the architecture 2 selected for further investigation.
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Fig. 2.23: Qualitative comparison of the architectures, considering the ST
specifications.
this context, this thesis focus on the DC-DC stage of the ST, where
both topologies are analyzed and designed in detail. Each of them has
one dedicated chapter of this thesis. The Chapter 3 analyzes the SRC
converter, while Chapter 4 studies the MAB converter.
Still, some design parameters presented in Fig. 2.1 needs to be de-
fined, such as semiconductors voltage rating, semiconductor technology
choice, optimum number of module, and operation and modulation of
the selected converters. All these question will be addressed in the next
chapters of this thesis, considering the performance and cost of the ST
architecture.
2.5.1 Trade off: Number of Module / Semiconduc-
tor Voltage Rating
The selection of number of modules or semiconductor voltage rating
is one degree of freedom during the ST design. Once one is selected,
the other is automatically determined. The fault tolerance capability,
number of components, complexity, and the nominal power of the mod-
ules are also constrained by number of modules selection. Of course,
all these parameters play an important role in the cost, reliability, effi-
ciency, and system complexity. The number of modules is selected from
the MV side viewpoint. If a large number of modules is selected, the
semiconductor blocking voltage of the MV side is reduced, but the to-
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tal number of parts (including the auxiliary power supply, drivers, and
communication) and system complexity increase considerably. Conse-
quently, deep investigation is required to guide the correct selection of
the number of modules. This topic is analyzed in detail in Chapter 5
of this thesis.
2.5.2 Modulation and operation
Many modulation techniques and operation modes can be used for each
converter, providing broad options. To define them, the converter’s
performance, losses distribution, filter size and control requirements
must be take into account.
For the CHB converter, several modulation techniques has been pro-
posed [56–60], but the PSM has presented superior performance and it
is used in this work, as discussed further.
The SRC operates in open loop and its operation mode is basically
defined to reach the highest possible efficiency. Then, the DCM opera-
tion is defined for the SRC, as presented later.
Despite the modulation of the DAB converter had been exhaus-
tively addressed by many researchers, few modulation techniques have
been studied for the QAB. Therefore, the triangular current modula-
tion (TCM) strategy already applied for DAB is extended for the QAB
converter in this work. The converter’s performance is evaluated when
the TCM and also the conventional PSM are utilized.
2.5.3 Reliability issues
The reliability is addressed through fault tolerant approach and the
power routing approach described before. Architecture 1 based on MAB
allows the implementation of the power routing approach, as described
in [112]. However, the power routing implementation and demonstra-
tion is not the focus of this work and then it will not be discussed herein.
It is only important to mention that the architecture allows the imple-
mentation of such technique. The architecture 2, on the other hand,
has limitation regarding the power routing approach implementation.
Then, its reliability is improved by the means of the fault tolerance
approach. As a result of this studies, a fault tolerant topology of the
SRC is proposed and described in detail in Chapter 3. Finally, both
architectures can provide high reliability using two different techniques.
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2.6 Summary
The ST architecture design is not a trivial task, because the numer-
ous options of configurations, power converters and parameters that
must be defined. Among the several options, the three-stage modu-
lar architectures is presented as the most advantageous one for the ST
implementation, because its superior performance in terms of control,
fault tolerance capability, scalability, DC link connectivity, etc. This
architecture can provide connection to the MVDC link and/or LVDC
link, but the availability of the a single LVDC link is more usual.
An overview of the most suitable power electronics converters to
implement each stage of the ST was presented and compared. For the
MV stage, two converters are highlighted: MMC and CHB. Although
the MMC has the advantage to provide accessibility to the MVDC link,
the CHB is more advantageous regarding the number of components,
capacitance requirement and simplicity. Hence, it is the preferred can-
didate for the MV stage implementation. Similarly, several options of
DC-DC converters are available to be used as the basic module of the
modular DC-DC stage. Among them, the MAB and SRC are high-
lighted as the most suitable options. Consequently, both are selected
for further investigation in this work. Finally, the LV stage can be re-
alized based on the conventional 2-level VSI or the 3-level VSI, that
can be NPC or T-Type. They are well-established topologies, adopted
in different applications and they can be considered mature technology.
Then, know-how and experience obtained in this converter from other
applications can be used during the design of the LV stage of the ST. As
described, regardless the chosen topology, high performance (over 99%)
can be obtained. The main requirement for this stage is the fourth wire
connection.
After the overview, two ST architecture are defined for further in-
vestigation in this work and they differs by the adopted DC-DC stage.
Both architectures uses the CHB in the MV stage and the 2-level VSI
in the LV stage. Two different strategies are used in the DC-DC stage:
MAB-based solution (architecture 1) and SRC-based (architecture 2)
solution. While the architecture 1 presents higher current/voltage con-
trol capability, the second one is a simple solution in terms of control,
but very efficient. Then, both of them are analyzed in detail in the
next chapter, considering efficiency, reliability and cost as the main
constrains.
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Series Resonant DC-DC
Converter
The series resonant DC-DC converter (SRC) is one of the promisingconverters to be used in the DC-DC stage of the ST, because of its
high efficiency, as discussed in Chapter 2. The high performance of such
converter have been demonstrated in [49, 97]. Not only the high effi-
ciency, but also the ability to operate in open loop with a well regulated
output voltage have motivated its application in SST for electric railway
systems [29, 30]. The open loop feature simplifies the control structure
of the whole system, which is greatly valuable in this application.
The electric distribution network application, on the other hand,
poses additional requirements related to the control system for the ST
architecture, because of the desired ancillary services. One of these ser-
vices that deserves attention is the decoupling between the LVDC link
and MVDC link, because it might influence directly the operation of the
DC-DC converter. It means that perturbation on the LVDC link should
not be translated to the MVDC link and vice-versa. This feature might
be difficult to achieve when the SRC is adopted, because the control
limitation of that converter. Nevertheless, high performance of the SRC
is an appealing reason to adopt that even in ST for distribution grid.
In this context, this chapter investigates the SRC converter, where the
topology is analyzed and designed, with the aim to achieve the highest
possible efficiency. To do so, a computer-aided design is implemented
to optimize the converter’s efficiency and it will be explained in detail.
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Besides the efficiency, the robustness is also an important feature and
deserves to be taken into considering during the design of the SRC. Ad-
ditionally, a fault tolerant technique suitable for the SRC is proposed
and a family of the fault tolerant SRC is presented.
3.1 Topology of the SRC and Operation
Modes
The topology of the SRC is presented in Fig. 3.1, where it is composed
by a full-bridge converter on the primary and secondary sides, connected
through a tank circuit and a transformer. The tank circuit is composed
by a resonant capacitor (Cr) connected in series to the resonant inductor
(Lr). The SRC has different operation modes, according to the load
and to the relation between the switching frequency (fs) and resonance
frequency (fo). The resonance frequency depends only on the pair Lr
and Cr and it is defined by equation (3.1).
fo =
1
2pi
√
LrCr
(3.1)
With respect to the load, the SRC can operate in the continuous
conduction mode (CCM) or discontinuous conduction mode (DCM).
Regarding the switching frequency, it can operate below the resonant
frequency, equal to the resonant frequency and above the resonant fre-
quency [99]. The waveforms of the SRC operating at DCM is depicted
in Fig. 3.2, assuming the resonant frequency equal, below and above
Fig. 3.1: Topology of the series resonant DC-DC converter.
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Fig. 3.2: Main waveforms of the SRC, i.e. primary side AC voltage (vp),
resonant inductor current (iL), voltage over the resonant capacitor (vcr) and
current and voltage of the primary side semiconductors (is1, is2, vs1), consid-
ering different operation modes: (a) switching frequency equal to the resonant
frequency fs = fo(b) fs < fo and (c) fs > fo.
Fig. 3.3: Equivalent circuit of the SRC: (a) complete circuit replacing the
controlled switches for equivalent models, (b) equivalence of the tank circuit.
the switching frequency. In this figure, the semiconductor’s current and
voltage (iS1 and vS1) are also illustrated.
3.1.1 General Theoretical Analysis
The SRC converter is analyzed according to [98–100] and using the sinu-
soidal approximation [99]. This approach provides a simple equivalent
circuit, because the harmonics of the switching frequency are neglected
and only the fundamental component of the tank circuit waveforms are
taken into consideration. It means that all waveforms of the tank circuit
are considered sinusoidal and. Thus, standard AC circuit analysis can
be applied. The relevant parameters used in this analysis are defined in
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Tab. 3.1: Main parameters used on the analysis of the SRC
Parameter definition
Angular switching frequency ωs = 2pifs
Angular resonant frequency ωo = 2pifo
Relative angular frequency ω = ωs/ωs
Resonant frequency fo =
1
2pi
√
LrCr
Quality factor Q =
2pifoLr
Ra
=
1
2pifoCrRa
Table 3.1. The equivalent circuit of the SRC is shown in Fig. 3.3 [99],
where the active switches (either primary and secondary side) are mod-
eled as controlled current and voltage sources. In this circuit, Ra is the
equivalent AC load resistance from the viewpoint of the tank circuit.
The voltage vp is a square wave with magnitude and frequency given by
Vi and fs, respectively, as shown in Fig. 3.2 and Fig. 3.4 (a). Hence,
the Fourier series can be used to express the voltage vp, as described by
equation (3.2) and its fundamental component is determined by (3.3).
vp =
4Vi
pi
∞∑
m=0
1
2m+ 1
sin [(2m+ 1) 2pifst] (3.2)
vp1 =
4Vi
pi
sin (2pifst) (3.3)
The rms value of the fundamental component is calculated by (3.4).
Vp1(rms) =
2
√
2
pi
Vi (3.4)
Similarly, the secondary voltage vs is a square wave with magnitude
Vo and frequency fs, as shown in Fig. 3.4 (a), and its fundamental
component can be determined using the Fourier series, resulting in (3.5).
Thus, the rms value of the secondary voltage is given by (3.6).
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Fig. 3.4: Equivalent circuit of the SRC: (a) complete circuit replacing the
controlled switches for equivalent models, (b) equivalence of the tank circuit.
vs1 =
4Vo
pi
sin (2pifst) (3.5)
Vs1(rms) =
2
√
2
pi
Vo (3.6)
Although the bidirectional topology of the SRC is presented in Fig.
3.1, the unidirectional version1 can be used for the fundamental anal-
ysis without loss of generality. The following analysis is carried out
to determine the equivalent AC resistance Ra of the equivalent circuit
shown in Fig. 3.3.
The current on the secondary side is filtered by the capacitor Co
and its mean value is equal to the constant output current Io, leading
to equation (3.7). The waveform on the secondary side is illustrated in
Fig. 3.4 (a).
Io = is(avg) =
2
Ts
∫ Ts
0
Is,pksin (ωot) dt =
4Is,pk
pi
(3.7)
The output current Io can be expressed as a function of the rms value
of secondary current Is(rms) and vice versa. Reflecting the current of
the secondary side to the primary side, the rms current on the inductor
is obtained in function of Io, as described in (3.9).
1The switches on the secondary side bridge are replaced by diodes in the unidi-
rectional version (cf. Fig. 3.4)
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Io =
4
√
2
pi
Is(rms) (3.8)
IL(rms) =
npi
4
√
2
Io (3.9)
The resistance Ra can be calculated using the rms current and vol-
tage over this component, as shown in equation (3.10.)
Ra =
Vs(rms)
nIL(rms)
=
8
pi2
Ro
n2
(3.10)
The equivalent input impedance of the resonant tank circuit, de-
picted in Fig. 3.3 (b), is calculated by (3.11) and (3.12), in function of
the Lr and Cr.
Zr = Ra + j
(
ωsLr − 1
ωsCr
)
= |Zr|∠φ (3.11)
φ = tan−1
ωsLr −
1
ωsCr
Ra
 (3.12)
These quantities are rewritten in terms of the quality factor Q, de-
fined in Table 3.1, as
Zr = Ra
[
1 + jQ
(
ω − 1
ω
)]
(3.13)
|Zr| = Ra
√
1 +Q2
(
ω − 1
ω
)2
(3.14)
φ = tan−1
[
Q
(
ω − 1
ω
)]
. (3.15)
The current on the tank circuit (iL) is the tank voltage vp1 divided
by the input impedance of the tank circuit, as presented in (3.16).
iL =
Vs,rms
|Zr|∠φ =
Vi
Ra
√
1 +Q2
(
ω − 1
ω
)2
0
∠(−φ) (3.16)
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Fig. 3.5: Graphic of the normalized voltage gain (Vo/Vi) of the SRC in func-
tion of the normalized operation frequency (fo/fs), according to the quality
factor.
Finally, the output voltage in function of the relative frequency ω
and the quality factor Q is calculated by
|vo| = |iL|Ra = Vi√
1 +Q2
(
ω − 1
ω
)2 (3.17)
The converter’s gain (vo/vi) in function of the relative frequency
for several quality factor is plotted in Fig. 3.5. The maximum gain
and, consequently, the maximum power transference are obtained at
the resonance frequency. This is the preferred operation point of the
SRC. Note that the common method to control the output voltage is
varying the switching frequency, according to this graphics. On the
other hand, this method implies in poor utilization of the HFT2 and
then it is not suitable for ST application, in which the power level is
relatively high.
Similarly, the magnitude and displacement angle of the input impedance
of the tank circuit are plotted in Fig. 3.6 (a) and (b), respectively.
When the SRC operates below the resonance frequency (fs < fr), the
2Using variable switching frequency, the transformer must be designed for the
lower switching frequency, penalizing in the volume of the component.
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Fig. 3.6: Equivalent tank circuit impedance (Zr) in function of the nor-
malized operation frequency (fo/fs), according to the quality factor: (a)
magnitude and (b) displacement angle.
impedance seen by the primary side bridge is capacitive. In this mode,
the converter (primary side bridge) operates in ZCS. In contrast to that,
when the converter operates above the resonance frequency (fs > fr),
the impedance seen by the primary side bridge is inductive, and the
primary side bridge switches at ZVS. For operation at the resonance
frequency (fs = fr), the input impedance of the tank circuit is resis-
tive.
3.1.2 SRC Analysis in DCM operation
The most efficient operating point of the SRC is when it operates in
DCM with the switching frequency equal or slightly below the resonance
frequency. In this operation mode, the primary side semiconductors
achieve ZVS and the output switches (secondary side) achieve ZCS. As
additional advantages, the converter has good utilization of the trans-
former and low EMI emission, due to the smooth current shape (low
di/dt). Therefore, this is the desired operation mode for the converter.
Thus, the analysis of the converter operating in its maximum efficiency
point is presented next, where the constrains for operating at this point
is presented and the equations required for designing the components
are derived.
To operate at half-cycle DCM, the parameters of the converter must
satisfy the conditions presented in Table 3.2 [99]. The parameter γ is
defined as the angular length of half of the resonant period, given in
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Fig. 3.7: Waveforms of the SRC operating in DCM and the operation of the
primary side circuit during the first half resonant period.
radians, and β is defined as the complement of γ, i.e. γ+β = pi. Then,
β represents the zero time of the resonant current iL, as depicted in
Fig. 3.7.
The relation between the amount of charge stored in the capacitor
(∆q) and its voltage (vCr) is given by (3.18). During the period 0 <
t < δTs (where Ts is the switching period), the capacitor voltage starts
from −VCr,pk and reaches VCr,pk (see Fig. 3.7), thus ∆vCr = 2VCr,pk.
Likewise, the charge that flows through the capacitor during this period
is defined as q, as shown in Fig. 3.7. This relation is described in (3.19).
∆q = Cr∆vC (3.18)
q = 2 · Cr · VC,pk (3.19)
The current on the resonant tank, responsible to charge and dis-
charge the capacitor Cr, is the input current, as illustrated in Fig. 3.7
(b). The instantaneous average value of the input current (ii) is cal-
culated by (3.20). As highlighted in this equation, the integral of the
current during the time interval 0 to Ts/2 is the charge accumulated in
the capacitor, as depicted in Fig. 3.7. Thus, the relation presented in
(3.21) is derived.
Ii = 〈ii(t)〉Ts =
2
Ts
Ts/2∫
0
ii(t)dt︸ ︷︷ ︸
q
(3.20)
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Tab. 3.2: Required condition for the DCM operation of the SRC
Parameter Condition
Angular length of one half resonant period γ =
ω0
2fs
< pi
Switching frequency fs < f0
Output current Io < 8fsCrVo
Ii = 2fsq (3.21)
Replacing (3.21) in (3.19), the equation (3.22) is obtained, and it can
be rearranged to obtain the peak voltage on the capacitor in function
of the switching frequency, capacitance value and the load (represented
in this equation by the input current Ii), as presented in (3.23).
Ii
2fsq
= 2 · Cr · VCpk (3.22)
VCpk =
Ii
8fsCr
(3.23)
Considering the transformer turn ratio n, the output voltage of the
converter is given by (3.24).
Vo = nVi (3.24)
To compute the current stresses on the semiconductors, the peak
current on the primary and secondary sides of the transformer are re-
quired and they are derived as follow. Analyzing the output circuit of
the SRC and using the current waveform illustrated in Fig. 3.8, the
output average current can be calculated by
Io =
2
Ts
∫ δTs
0
Is,pksin (ωot) dt =
4δIs,pk
pi
=
2Is,pk
γ
. (3.25)
Consequently, the peak current on secondary and primary sides of
the transformer are calculated by (3.26) and (3.27), respectively.
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Fig. 3.8: (a) Current waveforms of the output circuit of the SRC converter,
i.e. rectifier current on the secondary side (|is(t)|) and output average current
(Io), (b) equivalent circuit of the SRC.
Is,pk =
Po
4fsVo
√
LrCr
(3.26)
IL,pk =
nPo
4fsVo
√
LrCr
(3.27)
Applying the concept of average current and using the waveforms
shown in Fig. 3.2 (b), the average current on the semiconductors are
determined and presented in (3.28).
Is1(avg) =
1
Ts
∫ δTs
0
IL,pksin (ωot) dt =
2δIL,pk
pi
=
IL,pk
γ
(3.28)
Replacing (3.26) and (3.27) in (3.28), the average current of the
semiconductors of the primary and secondary sides are derived and
shown in (3.29) and (3.30), respectively.
Is1(avg) = 2IL,pkfs
√
LrCr =
nPo
Vo
(3.29)
Is1s(avg) = 2Is,pkfs
√
LrCr =
Po
Vo
(3.30)
Finally, the rms current on the semiconductors are calculated based
on the waveforms shown in Fig. 3.2 (b), resulting in
Is1(rms) =
√
1
Ts
∫ δTs
0
[IL,pksin (ωot)]
2
dt = IL,pk
√
δ
2
= IL,pk
√
pi
4γ
.
(3.31)
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Thus, the rms current on the primary and secondary sides semicon-
ductors are calculated by (3.32) and (3.33), respectively.
Is1(rms) =
IL,pk
2
√
2fs
√
LrCr =
nPo
8Vo
√
2pi
fs
√
LrCr
(3.32)
Is1s(rms) =
Po
8Vo
√
2pi
fs
√
LrCr
(3.33)
The rms current on the resonant inductor (i.e. primary side of the
transformer) and secondary side of the transformer are calculated by
(3.34) and (3.35).
IL(rms) =
nPo
4Vo
√
pi
fs
√
LrCr
(3.34)
IS(rms) =
Po
4Vo
√
pi
fs
√
LrCr
(3.35)
The rms current on the output filter capacitor is then computed by
(3.36).
ICo(rms) =
Po
Vo
√
pi
16fs
√
LrCr
− 1 (3.36)
Despite the average current values on the semiconductors are not
dependent on the tank circuit parameters (Lr, Cr), the rms currents
in all components are. It means that the selection of these parameters
plays an important role on the converter’s performance and it needs
to be carefully calculated. Further discussion in this sense is presented
during the converter’s design.
3.2 Reliability Assessment
Recently, most of the research carried out on the DC-DC converter field
has paid much attention to the efficiency improvement and many op-
timization methods have been discussed in literature. In addition to
the high efficiency feature, the continuity of operation is of paramount
importance and then a highly reliable system with a long lifetime is re-
quired [48]. Although the reliability is considered even more important
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than the efficiency in ST application, issues related to the DC-DC re-
liability have not been deeply investigated. Currently, very few papers
have addressed reliability improvement of DC-DC converters by using
fault tolerance approach [113,114] and the lifetime extension approach
for DC-DC converters has not yet been discussed on the literature. The
DC-DC stage of the ST is not only supposed to be efficient, but also
very robust. Then, both characteristics are carefully analyzed and a
design procedure for the SRC considering them is presented later.
To achieve high reliability, the most susceptible devices (those most
likely to fail) are evaluated through the Failure Mode and Effect Anal-
ysis (FMEA) approach and its application to the SRC converter is pre-
sented in Table 3.3. In this table, the most faulty devices are presented,
as well as the failure mode and the cause of the fault. Indeed, recognize
the devices most likely to fail allows to anticipate some methods (either
or the design, topology variation, etc) to avoid the failure. Neverthe-
less, this information is not usually accessible in literature and only few
industries reports [115, 116] are available. In addition to the available
reports [115, 116], a survey about failure analysis and fragile devices
of the SRC was carried out taking into account the vast knowledge of
the universities and the practical experience of industries, with the aim
to collect relevant information in this regards and subsequently draw
a solid conclusion. The description and detail of the survey study is
presented in the Appendix A of this thesis. Both studies agree that the
most vulnerable device on the SRC is the primary side semiconductor,
usually implemented using MOSFETs [115, 116]. In the second place
is the resonant capacitors (Cr). To improve the robustness of the con-
verter and consequently the ST reliability, the failure causes on these
two components are analyzed with the aim to propose methodologies
to avoid or postpone the fault.
I Primary side semiconductor failure:
Independently from the mechanism, there are two possible failures
types for the semiconductor: open-circuit (OC) or short-circuit (SC).
According to [117,118], the reasons that implies in OC failure are: bond-
wire lift off or rupture and failure on the gate drive. Meanwhile, the SC
failure might be a result of an overvoltage, static or dynamic latch up,
second breakdown or energy shock. For voltage source converter, which
is the case of the SRC, the OC fault is not tragic, since the power flow
is naturally interrupted. Instead, the SC fault is catastrophic, because
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Tab. 3.3: Failure Mode and Effects Analysis of the SRC
Faulty device Failure mode Failure cause
current stress
Semiconductor devices short-circuit overvoltage
Load SC
current stress
Resonant capacitor (Cr) open-circuit overvoltage/start-up
overload/SC
of the uncontrolled short current, implying in destructive damage to
the power converter. In addition, the SC failure type is mostly likely
to happen in real application than the OC failure.
As can be observed in Table 3.3, the fault on the switches leads to a
short-circuit (SC) state of this device, regardless the reason, according
to [116]. To avoid such problem, a fault tolerance scheme for the SRC
is proposed and described in detail in Section 4. The proposed method
guarantees the operation continuity of the SRC after the failure (either
OC or SC) of primary side semiconductor, contributing significantly for
the reliability improvement.
I Resonant capacitor failure:
The resonant capacitor is listed as the second most susceptible de-
vice to failure. The reasons for that are the start-up conditions (leading
to an overvoltage), and also the current stress caused by the load vari-
ation (as short-circuit or overload). Normally, most of the failures lead
to an OC condition [119]. In order to postpone as much as possible the
capacitor failure, its lifetime model is evaluated, in order to implement
a reliability-based design.
3.3 Design of the SRC for ST
The SRC is expected to reach high efficiency, as aforementioned, and
this section focus on the design to achieve such target. Apart from the
efficiency, the robustness is also a very important constrain, as described
in section 3.2. In this regards, the optimum design of the proposed SRC
is presented, focusing on the efficiency and reliability improvement.
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Tab. 3.4: Specification of the SRC
Input voltage Output Voltage Nominal Power Frequency
800 V 700 V 10 kW 20 kHz
The SRC reliability is improved by means of the lifetime-oriented
design for the resonant capacitor, which is the second most susceptible
device. This postpones the capacitor’s failure, increasing the converter’s
availability. To improve the efficiency, the losses modeling is realized
for all components with the aim to identify those parameters that de-
teriorate the efficiency of the converter. Moreover, a computer-aided
design is implemented to assist the design parameters choice.
Using the modular approach, the basic module can be designed only
once and combined to reach the ST specification. Consequently, the
specification presented in Table 3.4 is chosen for the SRC design. The
voltage level enables the use of semiconductors rated for 1.2 kV in both
primary and secondary sides, implying in a wide variety of device choice.
It benefits both efficiency and cost.
Generally, the converter is designed to operate at the resonant fre-
quency (fs = fo) or slightly bellow [49], reaching then the maximum
efficiency point. To do so, the pair Lr and Cr have to satisfy the condi-
tion imposed by (3.1). Thus, there is one degree of freedom to select one
of these parameters, while the other is chosen consequently. Neverthe-
less, the selection of the pair Lr and Cr has an impact on the current
and voltage effort on the resonant capacitor, influencing its lifetime.
Therefore, the selection of Lr and Cr plays an important role not only
on the converter’s efficiency, but also on the components lifetime. This
aspect will be discussed in the next sections.
As the converter operates with soft-switching, high switching fre-
quency can be chosen, leading to the reduction of the passive compo-
nents. However, the HFT requires high voltage isolation, as determined
by the application [19], and this sets an upper limit to the operat-
ing frequency. In fact, since primary and secondary windings must
be spatially separated, proximity effect would increase copper losses.
Moreover, given a constant probability of partial discharge, a higher
switching frequency translates into more partial discharge events, with
detrimental effects on the transformer lifetime. For these reasons, 20
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kHz is selected, as shown in Table 3.4.
3.3.1 Losses Modeling
The losses in the main components are carefully computed in function
of the main converter parameters, with the aim of properly selecting
these parameter, minimizing the losses.
Semiconductors
The standard IGBT are the usual employed semiconductor for the
power and voltage levels of the SRC. Nevertheless, one of the basic
premises of this research is to assess the impact of different technology
of semiconductors on the converter’s performance Consequently, the
pure Si IGBT and SiC MOSFETs are considered on the design of the
SRC. SiC MOSFETs with the voltage class of 1.2 kV are character-
ized by a very low switching energy and a very low RDS(on). Its high
performance has penalty in cost.
For the primary side, the losses are computed considering the SiC-
MOSFETs and Si-IGBT presented in Table 3.5. The conduction losses
of the primary side MOSFETs can be calculated by (3.37), where the
on-resistance (RDS(on)) is a function of the drain-source current (idc),
junction temperature (TJ) and gate voltage (Vgs). Assuming a constant
junction temperature of 100◦C and a constant gate voltage of 15 V, the
equation is simplified to (3.38). Using the rms current on the semicon-
ductors, previously calculated in (3.32), the semiconductors losses are
then determined by (3.38). As can be observed, the conduction losses
are highly depends on the tank circuit components (Lr and Cr).
Pprim(cond) =
1
T
∫ T
0
Rds(on) (ids (t) , TJ , Vgs) · ids2 (t) dt (3.37)
PS1(cond) = Rds(on) · I2S1(rms) = Rds(on) ·
(
nPo
8Vo
√
2pi
fs
√
LrCr
)2
(3.38)
For the secondary side, bidirectional switches need to be used, be-
cause of the bidirectional power flow requirement of the converter.
Nonetheless, the converter operates most often transferring the power
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Tab. 3.5: Specification of the semiconductors considered in the design
MOSFET - MV side
Type Reference V I Rds(on) (@150 C) Eoff
SiC C2M0040120D 1.2 kV 40 A 84mΩ 0.3 mJ
SiC C2M0025120D 1.2 kV 90 A 43mΩ 0.3 mJ
IGBT - LV side
Type Reference V I VCE(on) (@150 C) Eoff
Si IHW40N120R3 1.2 kV 80 A 2.4V 3.1 mJ
Diode - LV side
Type Reference V I VF (on) (@25 C) QC
SiC C4D20120D 1.2 kV 16,5 A 3V 52 nC
SiC C4D40120D 1.2 kV 40 A 3V 130 nC
from MV to LV side, making the use of SiC-MOSFETs even in the se-
condary side not economically justifiable. Then, IGBTs in parallel with
high performance SiC diodes are therefore the most suitable choice. In
this circumstances, the IGBTs operate only in reverse power flow case,
which is very rare to happen. Then, the converter’s efficiency is not
compromised, even if low cost IGBT are selected. The diodes consid-
ered for SRC design are presented in Table 3.5. The conduction losses
of the secondary side diodes can be calculated in function of the cur-
rent and devices parameters by (3.39). Similarly as for the MOSFET,
the diodes conduction losses are highly dependent on Lr and Cr. The
influence on Lr and Cr is discussed in section V.
Psec(cond) =
1
T
∫ T
0
VF (iF (t) , TJ) ·iF (t) dt (3.39)
PD1(cond) = VF · ID1(avg) +RF · I2D1(rms)
= VF ·
(
Po
2Vo
)
+Rds(on) ·
(
Po
8Vo
√
2pi
fs
√
LrCr
)2
(3.40)
As the converter operates under soft-switching condition with ZVS
and ZCS on the primary side and ZCS on the secondary, the switching
losses can be neglected.
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Output Filter Capacitor
For the dc link capacitor, the aluminum electrolytic capacitor from
EPCOS (long-life series), with 1000 µF capacitance and voltage rating
of 450 V is used. This type of capacitor is chosen because of its high
energy storage density, compared to other types. The capacitor has an
equivalent series resistance of RESR = 55 mΩ. Because of the voltage
rating of the capacitors, two devices need to be connected in series. The
losses on this component are calculated according to
PCo = 2·RESR ·I2Co(rms) = 2·RESR ·
(
Po
Vo
√
pi
16fs
√
LrCr
− 1
)2
. (3.41)
Medium-Frequency Transformer Design
In order to optimize the transformer losses, taking into account also
the transformer size, a computer-aided design was carried out, and the
algorithm flowchart is depicted in Fig. 3.9. The database populated
with suitable E-type ferrite cores was created and it is shown in Table
3.6. The core-type construction as shown in Fig. 3.9 is also assumed.
The algorithm starts with the smallest core selection, in this case a
single E 55/28/21, and then the basic design is performed. In this
point, the number of turn of both windings is calculated and the wires
are selected. In the next point, the implementation feasibility is verified
by comparing the available window area of the selected core with the
area required for the design. If the transformer can not be built, a
bigger core is selected and the procedure starts again. Otherwise, the
algorithm goes to the next point: losses calculation.
For the wire losses, the skin and proximity effect are considered
additionally to the DC losses. To avoid the skin effect, litz wire is used.
The losses caused by proximity effect are estimated based on [120]. For
the core losses, the Steinmetz equation is used, due to the almost pure
sinusoidal current waveform [121]. Finally, the temperature is estimated
according to [122] under the assumption of natural convection cooling.
The design result is summarized in Table 3.7. Discussions about the
transformer implementation and experimental verification are presented
in the Subsection 3.3.4.
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P
P
S
S
Fig. 3.9: Electric model of the MFT, showing the parasitic elements. Imple-
mentation scheme of the MFT, showing the disposition of the primary and
secondary windings in the core. The simplified flowchart of the algorithm
used to design the optimized MFT.
Tab. 3.6: Specification of the ferrite cores considered in the design
Core Ferrite Material Specification N◦ of parallel cores
E 55/28/21 N87/N97 B66335 up to 3
E 65/32/27 N87 B66387 up to 3
E 70/33/32 N87 B66371 up to 2
E 80/38/20 N87 B66375 1
Tab. 3.7: Physical implementation of the transformer
Core N of turns wire
2x E 65/32/27 npri = 26 90 x AWG32
nsec = 22 2000 x AWG44
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3.3.2 Reliability Analysis
The robustness improvement is also the goal of this design procedure.
The failure analysis of the SRC presented in Table 3.3 shows that the
most susceptible devices to fail are the primary side semiconductor and
the resonant capacitor. To postpone the failure provoked by the res-
onant capacitor, its lifetime model is evaluated in order to verify the
parameters that can extend it. It results in a reliability-based design,
as presented next.
Capacitor Lifetime Analysis
The Metalized Polypropylene Film (MPPF) capacitors from WIMA
(MKP10 series) are used to implement the capacitor bank of the tank
circuit. The considered capacitors are: 150 nF , 330 nF , 680 nF , all
rated for 400 Vac / 650 Vdc. According to [123], the lifetime model for
this kind of capacitor is given by (3.42), where Lo is the expected life-
time tested by the manufacturer, VCr and Vo are the capacitor voltage
at use condition and test condition, respectively. T and To are the tem-
perature at use condition and test condition, respectively, in Kelvin.
KB is the Boltzmanns constant (8.62105 eV/K), Ea is the activation
energy, and n is the voltage stress exponent and these last constants
depends on the manufacturer [123]. As can be noticed in (3.42), the
capacitors lifetime (L) does not depend only on the capacitor voltage
(VCpk), but also from the rms inductor current (iL(rms)), which is di-
rectly related to the operation temperature. Since both parameters VCr
and iL(rms) can be rewritten in terms of Lr and Cr, as demonstrated
in equations (3.43) and (3.44), then the capacitor lifetime depends on
Lr and Cr, as shown in (3.45).
L = Lo ·
(
VCr
Vo
)−n
· e
Ea
Kb
·
 1
T (iL(rms), iL(os))
− 1
To

(3.42)
VCr(Cr) =
Ii
8fsCr
(3.43)
iL(rms)(Lr, Cr) =
nPo
4Vo
√
pi
fs
√
LrCr
(3.44)
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L(V, T ) ∼ L(iL(rms), iL(os), VCpk) ∼ L(Lr, Cr) (3.45)
In this context, the influence of the Lr and Cr pair selection on the
capacitor lifetime is evaluated. To do so, the main parameters that
have influence on the lifetime capacitor, i.e. the rms inductor current,
capacitor voltage and output voltage ripple are analyzed in function of
Lr and Cr, resulting in the graphics plotted in Fig. 3.10.
Although the output voltage ripple and output voltage overshoot
have no effect on the capacitor lifetime, they are analyzed, because these
parameters are very important for the converter and they also depend
from Lr and Cr. To plot these graphics, two operation conditions were
considered:
1. Normal condition: steady-state operation, shown in Fig. 3.10 (a)
to (c);
2. Abnormal condition: start-up and load variation, depicted in Fig.
3.10 (d) to (f).
Furthermore, the resonant frequency (fo) was kept constant and the
operation point of fo = fs is highlighted in those plots. For normal op-
eration and assuming a constant resonant frequency, it is noticed that
the Lr and Cr does not affect the rms current on the inductor (see Fig.
3.10 (a)) and output voltage ripple (see Fig. 3.10 (c)). Nevertheless,
the rms voltage on the capacitor (see Fig. 3.10 (b)) is minimized if the
Cr value is the biggest possible. Under abnormal operation, if a small
Lr and big Cr are chosen, the output voltage overshoot (represented in
Fig. 3.10 (f)) and tank capacitor voltage overshoot (see Fig. 3.10 (e))
are minimized, whereas the inductor current overshoot is maximized
(see Fig. 3.10 (d)), influencing negatively the capacitor lifetime. On
the other hand, if a big Lr and small Cr are chosen, the inductor cur-
rent overshoot is minimized, whereas the output voltage overshoot and
the tank capacitor voltage overshoot are maximized, also influencing
negatively the capacitor lifetime. Hence, to verify quantitatively the
influence of Lr and Cr on the capacitor lifetime, all these graphics are
combined and a capacitor lifetime model based in Lr and Cr is ob-
tained, as plotted in Fig. 3.11 (b). Similarly, the efficiency curve of the
SRC in function of the Lr and Cr also plotted in Fig. 3.11 (a), by using
the losses equations described previously.
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Fig. 3.10: Current and voltage stresses (during normal and abnormal con-
dition) on the main components of the SRC in function of Lr and Cr. For
normal operation (steady-state): (a) rms current on the resonant inductor
(IL(rms)), (b) rms voltage on the resonant capacitor, (c) output voltage rip-
ple. For abnormal operation: (d) current overshoot on the resonant inductor,
(e) voltage overshoot on the resonant inductor, (f) output voltage overshoot.
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Fig. 3.11: Graphic analysis of the SRC efficiency (a) and resonant capacitor
lifetime (reliability) (b) in terms of the Lr and Cr.
3.3.3 Tank Circuit Parameter Selection
Analyzing the curves of efficiency and capacitor lifetime presented in
Fig. 3.11, it is noticed that the efficiency reaches its maximum value
when fo = fs, as expected and already discussed. According to the
graphic depicted in Fig. 3.11 (b), the capacitor lifetime is longer for
lower values of Lr and higher values of Cr. Therefore, to extend as
much as possible the capacitor lifetime, the inductance Lr must be
as smaller as possible, while the capacitance Cr should be as big as
possible, keeping fo constant. The minimum inductance value possible
is constrained by the leakage inductance of the transformer. Therefore,
only the leakage inductance of the transformer should be used and no
external inductance is added.
3.3.4 High-Frequency Transformer Implementation
and Tests
The HFT was implemented according to the design presented in sub-
section 3.3.1. As a result from the design, two cores type E65/32/27
from EPCOS/TDK were used in parallel and the physical implementa-
tion is described in Table 3.7. The picture of the resonant tank circuit
is depicted in Fig. 3.12 (a), where the implemented transformer is
observed. The implemented transformer was experimentally evaluated
and its main parameters, as well as the core losses and wire losses were
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Fig. 3.12: Picture of the implemented HFT and the temperature obtained
during the open-circuit and short-circuit tests: (b) core losses (open-circuit
test) and (c) wire losses (shot-circuit)
Tab. 3.8: Measured parameters of the MFT
Leakage inductance Lleak = 13.5µH
Winding resistance (primary and secondary) Rwire = 86mΩ
Magnetizing inductance Lm = 7.93mH
Core Losses Rcore = 309.5kΩ
Total Losses PMFT = 56.4W
obtained. The intrinsic parameters of the transformer are shown in
Table 3.8.
In order to evaluate more carefully the power dissipated on the trans-
former, the open-circuit and short-circuit tests were performed accord-
ing to [124]. From these tests, it is possible to separate the core losses
from the wire losses and to obtain the wire losses decomposition in AC
and DC losses. The total losses of the MFT are presented in Table 3.8,
while the losses distribution is depicted in Fig. 3.18 (b). As can be
observed, the wires are responsible for most of the losses (61%), where
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22% of this value are the AC losses, due to the proximity effect. The
expected AC losses is between 20% and 30% of the total wire losses.
Thus, the obtained value is in accordance to the analysis, showing a
good implementation of the transformer.
Finally, the temperature were measured in both tests, in order to
check the temperature rise due to the core and wire losses individually.
The results are presented in Fig. 3.12 (b) and (c) and it is observed
that the temperature is well below the maximum of 100◦C.
3.3.5 Power Stage Hardware Implementation
Once the resonant frequency and the transformer leakage inductance are
chosen, the resonant capacitance (Cr) can be determined. As discussed
in Section IV, the resonant inductance should be the transformer leak-
age inductance, then Lr = 13.5 µH. To select the resonant frequency,
the dead-time between the semiconductors of the same leg should be
taken into account. Moreover, a resonance frequency slight above the
switching should be selected, so that the inductor current can have a
small zero-time, allowing the semiconductors to deplete their stored
charge. Therefore, assuming a dead-time of 1µs, the resonance fre-
quency of fo = 21.7 kHz is selected
3. To obtain this value, the reso-
nant capacitance should be Cr = 4.3µF . Thus, the Cr is implemented
by using 9 capacitors of 330 nF and 2 capacitors of 680 nF connected
in parallel.
For the semiconductor selection, those devices that provide the min-
imum conduction losses are selected, since the switching losses are ne-
glected, due to the soft-switching operation of the converter. For the
primary side, two SiC-MOSFET were considered during the design (see
Table 3.5). The SiC MOSFET C2M0025120D is select to be used on
the prototype implementation, because of its lower RDS(on) and conse-
quently lower power dissipation. For the secondary side, IGBT and a
SiC diode are used in parallel as discussed in Section III. The silicon
IGBT IHW40N120R3 optimized for lower conduction losses is chosen.
For the SiC diode selection, two options are provided in Table 3.5 and
they perform similarly from the conduction losses viewpoint. However,
3Note that To < Ts − 2Tdt, where To is the resonant period and Tdt is the dead-
time. Assuming Tdt = 1µs and Ts = 20µs, then fo,min = 20.8kHz. Besides that, a
time interval of approximately 2µs is considered as a safety margin to ensure that
the converter operates at half-cycle DCM mode. Thus, the fo = 21.7kHz.
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Fig. 3.13: Implemented 10 kW SRC converter hardware prototype (mechan-
ical dimensions: 300 mm x 210 mm x 150 mm).
the device C4D20120D presents a lower reverse recovery charge, and
for that reason it is selected for the prototype implementation.
3.3.6 Experimental Results
The experimental results were obtained for the converter operating in
steady-state, in which the converter was tested with nominal load and
voltage. The main waveforms were saved and the thermal behavior
of the main components was evaluated by a temperature measurement
system. In this test, the converter’s performance is analyzed, where the
efficiency and losses distribution are discussed.
The main waveforms are shown in Fig. 3.14. In Fig. 3.14 (b),
the primary side voltage (vp), the voltage over the resonant capacitor
(vCr) and the tank circuit current (iLr) are presented. Fig. 3.15 (a)
shows the current and voltage on the primary side semiconductor (s1),
where soft-switching operation is verified. As expected, the primary side
semiconductors turn on in ZVS and turn off in ZCS. The commutation
detail is also depicted in Fig. 3.15 (a). Similarly, the current and voltage
on the secondary side diode (D1) are presented in Fig. 3.15 (b), where
ZCS operation during turn-on and turn-off is observed. Therefore, these
results confirmed that the switching losses can be completely neglected
during the design of the converter.
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The temperatures of the transformer, as well as the temperature of
the semiconductors on the primary side and secondary side are depicted
in Fig. 3.16, when the converter is operating at nominal load. As can
be noticed, the hotspot on the transformer has an temperature of 89◦C,
which is below the maximum of 100◦C defined by the design.
Finally, the efficiency curve in function of the output power is shown
in Fig. 3.17, while the losses distribution is presented in Fig. 3.18.
The efficiency curve was obtained experimentally using the high perfor-
mance power analyzer WT1800 from Yokogawa (basic power accuracy
of 0.02%). As can be seen, the converter has achieved a peak efficiency
of 98.61% at a power level of around 4 kW , while at nominal load
the converter has achieved around 98.1% of efficiency. These results
confirmed the optimum design of the converter, as well as the high
potentiality of the SiC technology in this application.
Evaluating the losses distribution depicted in Fig. 3.18, the trans-
former is responsible for most of the losses, with 39% of the total power
dissipated by the converter. Furthermore, the conduction losses of
the secondary side semiconductor (around 34% of the total losses) are
higher than the primary side ones, that are responsible for 24% of the
total power dissipated by the converter. This effect is also noticed in
Fig. 3.16, in which higher temperatures are observed in the secondary
side devices (around 86◦C, see Fig. 3.16(c)) with respected to the pri-
mary side semiconductors (see Fig. 3.16 (a)). In spite of having higher
rms current, the primary side semiconductor dissipate less power, when
8 sμ
Fig. 3.14: Experimental results obtained in steady-state: (a) primary side
voltage (vp), voltage over the resonant capacitor (vCr) and tank circuit cur-
rent (iLr).
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10 sμ10 sμ
Fig. 3.15: Commutation of semiconductors: (a) current and voltage on the
primary side semiconductor (s1), (c) current and voltage on the secondary
side semiconductor (d1).
Fig. 3.16: Thermal behavior of the main components of the converter oper-
ating under nominal condition: (a) HFT (hotspot: 85.2◦C), (b) primary side
semiconductor (SiC-MOSFETs) (hotspot: 48◦C), (c) secondary side semi-
conductor (SiC-diodes) (hotspot: 86◦C).
compared to the secondary side semiconductor. It is explained by the
fact that the SiC-MOSFETs presents a very low RDS(on), contributing
significantly to the conduction losses reduction.
These results demonstrate the high performance of the SRC and
validate the optimum design procedure presented in this section.
3.4 Fault Tolerance Capability
Reliability and efficiency are subjects that have been intensively men-
tioned in this chapter, because of their importance in the DC-DC stage.
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Fig. 3.17: Efficiency curve of the SRC as a function of the output power
obtained experimentally, considering the different semiconductors.
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Fig. 3.18: (a) Detail of the efficiency curve, highlighting the maximum
efficiency point for each employed semiconductor. (b) Losses distribution on
the main components of the converter and also the losses distribution on the
HFT.
From the reliability assessment of the SRC discussed in Section 3.2, the
primary side semiconductor and the resonant capacitor were listed as
the most susceptible devices to fail. Therefore, three important issues
are highlighted: efficiency of the SRC, lifetime of the resonant capac-
itor and failure on the primary side semiconductor. In the previous
section, a design methodology that optimizes the efficiency of the con-
verter and extends the lifetime of the resonant capacitor was presented
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and demonstrated experimentally. This means that two out of the three
issues mentioned before were approached in the last section. Thus, only
the failure on the primary side semiconductor needs to be addressed, in
order to achieve a fully reliable solution. The most suitable method to
avoid the interruption of the converter operation due to the failure on
the semiconductor is using fault tolerance approach.
The fault tolerance feature contributes unquestionably to increase
the availability of system and several fault tolerance methods have been
proposed in literature [114, 125–127]. Most of these methods includes
a significant amount of extra hardware (such as semiconductors/leg re-
dundancy [114,125] or series connection of fuses/switches to isolate the
fault [125–127]), increasing the cost and compromising the efficiency
of the system. As an alternative to the existing methods, this work
proposes a fault tolerance solution with minimum of additional hard-
ware and no deterioration on the efficiency of the SRC converter. It
uses the advantage of inherent fault tolerant capability of this topology.
The idea behind the proposed fault tolerant approach is to reconfigure
the Full-Bridge SRC (FB-SRC), depicted in Fig. 3.1, in a Half-Bridge
SRC (HB-SRC). Then, for a comprehensive understanding of the pro-
posed method, the HB-SRC is analyzed. Additionally, the unidirec-
tional topology, in which switches on the secondary side are replaced
by diodes, is considered at the first moment of the analysis.
3.4.1 Analysis of the HB-SRC
The SRC can be also implemented using the Half-Bridge topology (HB-
SRC) and two variant circuits of the HB-SRC is shown in Fig. 3.19 (a)
and (b). To simplify the analysis, the symmetric HB-SRC shown in
Fig. 3.19 (a) will be referred as Sym-HB-SRC, while the asymmetric
one will be named as Asym-HB-SRC. They operate similarly to the FB-
SRC and the equations (3.18) to (3.22) are still valid. The difference
lies on the voltage vp synthesized by the primary switches. This can
be observed on the waveforms presented in Fig. 3.19 (c) and (d), for
the Sym-HB-SRC and Asym-HB-SRC, respectively. As can be noticed,
the Sym-HB-SRC creates a rectangular wave voltage vp with negative
and positive values of −Vi/2 and Vi/2, whereas the Asym-HB-SRC
generates zero and positive values (0, Vi). In both cases, the effective
vp voltage is half of that one generated by the FB-SRC. As a result,
the rectified output voltage on the secondary side is given by (3.47),
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Fig. 3.19: Topology of the Half-Bridge SRC (HB-SRC) and the main wave-
forms: (a) topology of the symmetric HB-SRC (Sym-HB-SRC), (b) topology
of the asymmetric HB-SRC (Asym-HB-SRC), (c) waveforms of the Sym-HB-
SRC and (d) waveforms of the Asym-HB-SRC.
which is also half of the output voltage provided by the FB-SRC (see
eq. (3.24)), assuming the same parameters (Vi and n). In additional,
the voltage vp generated by the Asym-HB-SRC has a DC value, which
is filtered by the resonant capacitor. It means that this capacitor has
an offset given by Vi, as depicted in Fig. 3.19 (d), and then its peak
voltage is determined by (3.46).
VCp =
Ii
8fsCr
+ Vi (3.46)
Vo =
nVi
2
(3.47)
3.4.2 Proposed Fault Tolerant Converter
The proposed fault tolerance approach can be used for OC and SC
failure and it was previously described in [113]. As the SC failure type
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is most likely to happen, then the reconfiguration scheme is described
considering the SC fault case.
The proposed reconfiguration scheme for the SRC consists in con-
figuring the FB-SRC in a HB-SRC after the fault, i.e. SC of a semi-
conductor. Initially, as an example, it is assumed that the switch s4 is
damaged in SC, as seen Fig. 3.20 (a). Hence the switch s3 must re-
main open, avoiding short-circuit of the input voltage source. Since the
switch s4 is short-circuited, the point b, highlighted in Fig. 3.20 (a), is
directly connected to the primary side ground and the damaged device
is used as a circuit path, resulting in the circuit shown in Fig. 3.20
(b), which is essentially the Asym-HB-SRC. Meanwhile, the healthy leg
(composed of s1 and s2) operates normally. Fig. 3.20 (c) and (d) show
the operation states of the SRC after the fault, i.e. after the reconfig-
uration, where it can be seen the damaged switch s4 being used as a
circuit path. Fig. 3.21 shows the main waveforms of the FB-SRC when
a fault happens.
As the HB-SRC provides only half of the output voltage compared
to the FB-SRC, the output voltage of the converter after the fault will
Fig. 3.20: (a) FB-SRC under faulty condition: SC failure on the semi-
conductor s4, (b) resulting topology after the reconfiguration of the FB-SRC.
Operation of the FB-SRC as a Asym-SRC after the reconfiguration. States
operation of the SRC after the fault: (a) positive iLr current (first state), (b)
negative iLr current (second state).
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Fig. 3.21: Main waveforms (voltages and currents) of the FB-SRC when a
fault happens. The waveforms before and after the fault are presented.
be half of its original value, as illustrated in Fig. 3.21, which is not
desired. Thereafter, to overcome this problem and keep the output
voltage constant after the fault, a modification to the circuit of the
secondary side rectifier is proposed and a novel re-configurable rectifier
is obtained.
Fig. 3.22 (a) shows the topology of the standard Full-Bridge rectifier
(FBR), which is the most used on the secondary side of the SRC [49,
113]. In this configuration, the output is given by: vo = vspk . Fig. 3.22
(b) shows the topology of the voltage-doubler rectifier (VDR). In this
configuration, the rectified output voltage is given by: vo = 2vspk . Thus,
in order to use the voltage doubler characteristic of the VDR in case of
fault of the SRC, keeping its output voltage constant, a re-configurable
rectifier circuit presented in Fig. 3.22 (c) is proposed. The proposed
rectifier has two split capacitors and an additional switch (Sf ) that
allows to connect one terminal of the secondary winding of the HFT
directly to the middle point of the capacitors, becoming a VDR.
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The operation in normal and fault conditions is depicted in Fig.
3.22 (d) and (e), respectively. In normal operation, the switch Sf is
open, and the rectifier operates as a standard FBR. In fault case, the
switch Sf is on, and then the leg composed of the diodes D3 and D4 is
bypassed. The bottom terminal of the secondary winding is connected
to the middle point of the capacitors C1 and C2, as depicted in Fig. 3.22
(e). Therefore, the circuit operates as a VDR and the output voltage
rises, reaching twice its previous value. Finally, Fig. 3.23 shows the
complete circuit of the proposed fault-tolerant series resonant DC-DC
converter (FT-SRC).
The main waveforms for the proposed FT-SRC before and after a
failure are depicted in Fig. 3.24. As can be observed, before the failure
(normal operation) the voltages vp and vCr have an average value equal
to zero and the output voltage is given by Vo. After the failure in the
switch s4 for example, there is the reconfiguration, in which the FB-
SRC operates as a Asym-HB-SRC and the switch Sf is then activated,
so that the output stage can operate as the VDR. Consequently, the
output voltage will remain at the same value, as desired. The effect
of the reconfiguration is only observed on the voltage vCr, that has an
Fig. 3.22: Possible rectifier topologies and proposed topology: (a) full-
bridge rectifier (FBR), (b) voltage-doubler rectifier (VDR), and (c) proposed
reconfigurable rectifier. Operation of the proposed rectifier: (d) operation as
an FBR and (e) operation as a VDR.
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Fig. 3.23: Topology of proposed fault-tolerant SRC.
Fig. 3.24: Main waveforms (voltages and currents) of the proposed FT-
SRC when a fault happens. The waveforms before and after the fault are
presented.
expected offset of Vi, and on the current iLr, that must be twice the
previous value to process the same amount of power than before.
To detect the fault and identify the faulty semiconductor, a fault
109
Chapter 3. Series Resonant DC-DC Converter
Fig. 3.25: Simplified gate-drive block diagram interfaced with the fault
detection algorithm.
detection and diagnosis method must be implemented. The goal of this
section is to propose the reconfiguration scheme for the SRC converter
and to propose the FT-SRC, as already mentioned. Hence existing
methods can be used to identify the failure in the proposed converter.
It is well-know that the IGBT devices can withstand abnormal current
during a short period of time, usually around 10 µs [118], which is con-
siderably large. Among the various methods that can be applied to this
converter, de-saturation detection method [128], protection by gate vol-
tage limiting, current mirror method [128] and gate voltage sensing [118]
are very suitable. All these methods require the sensing of the device
collector voltage and/or current and they are simple to be implemented.
Fig. 3.25 shows the protection method based on the de-saturation de-
tection interfaced with the logic system used to diagnosis the faulty
leg. In case of fault of the switch s4, the collector voltage of s3 (vceS3)
increases from the low saturation value to the DC link voltage, while
the gate signal is still high. In that case, the protection circuit disables
the gate-drive (through the signal en
HW
) and sends a signal (FT3) to
the diagnosis system, to identify the faulty device. This method needs
around 1µs to 5µs to detect the fault and to react [118], protecting the
device. Since the IGBT can withstanding a short-circuit current for
10µs, the detection method is very suitable for this application.
In case of OC fault, the proposed solution is still valid. Instead
of opening the healthy IGBT of the faulty leg, the logic system must
close this IGBT. As an example, in case of OC fault of the switch s4,
the switch s3 must remain closed, in order to be used as a path of
the circuit. Therefore, to extend the proposed solution for OC fault
actuation, only the logic system must be adjusted.
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3.4.3 Generalization of the Fault Tolerance Approach
Besides the FB and HB topologies, the SRC can be conceived using
multilevel topologies as the active bridge. More specifically, the multi-
level topologies suitable to implement the SRC are: 3-level (3L), Flying
Capacitor (FC) and Neutral Point Clamped (NPC), as illustrated in
Fig. 3.26. Thus, the proposed fault tolerance approach is extended
to the SRC based on multilevel topologies, resulting then in a family
of fault tolerant SRC converters. The generated converters were intro-
duced in [129] and they are analyzed as follow.
As a matter of simplification, the SRC based on the 3L, FC and
NPC topologies will be named as 3L-SRC, FC-SRC and NPC-SRC,
respectively. Despite the capability of the multilevel topologies to op-
erate with 3 level modulation (creating a vp voltage with 3 levels), the
2 level modulation is more beneficial for the multilevel SRC, because
it combines the advantages of the SRC converter (high efficiency, low
EMI emission , etc), with the advantage of the multilevel structure of
reducing the voltage effort across the semiconductors. Therefore, the 2
Fig. 3.26: (a) Generic topology of the SRC and the possible multilevel
topologies used to implement the active bridges of the series-resonant con-
verter: (a) flying-capacitor (FC-SRC), (b) 3-level topology (3L-SRC) and (c)
neural-point-clamped (NPC-SRC).
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level modulation is used in the multilevel SRC. These converters present
the same voltage and current waveforms of the HB-SRC, when the 2
level modulation is used, because the HB configuration of the multilevel
topologies. Note that the FC-SRC and NPC-SRC create an rectangular
waveform voltage vp with positive and negative values (−Vi/2 and Vi/2,
similarly to the Sym-HB-SRC), while the 3L-SRC generates a rectangu-
lar waveform voltage vp with positive and zero levels (−Vi/2 and Vi/2,
similarly to the Asym-HB-SRC).
Analysis of the Fault Tolerant 3L-SRC
As mentioned before, the proposed fault tolerance approach consists
in reconfigure the original SRC converter in a HB-SRC, when a fault
happens. This concept is then applied for the multilevel SRC and it is
firstly explained for the 3L-SRC.
Considering a SC failure on the switch s1 of the 3L-SRC, as an
example. The switch s2 should stay permanently on, as shown in Fig.
3.27 (a), discharging completely the capacitor C1. Then, the part of
the circuit composed by C1, s1 and s2 and highlighted in Fig. 3.28 (a)
is completely by-passed, resulting in the circuit shown in Fig. 3.28 (c).
The healthy leg composed of s3 and s4 operates normally. As observed,
the resulting circuit after the fault (see Fig. 3.28 (c)) is the Asym-HB-
SRC topology shown in Fig. 3.19 (b), but with transformer connected
to the positive terminal of the input source Vi, instead of the ground.
Fig. 3.27: (a) 3L-SRC under faulty condition: SC failure on the semiconduc-
tor s1. Operation of the 3L-SRC as a HB-SRC after the reconfiguration and
the operation states: (b) positive iLr current (first state), (b) negative iLr
current (second state).
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Fig. 3.28: Proposed reconfiguration scheme for the 3L-SRC for a faulty
case in every device and the resulting circuit after the reconfiguration: (a)
fault in s1, (b) fault in s2, (c) resulting circuit (Asym-HB-SRC) after the
reconfiguration in case of fault in s1 or s2, (d) fault in s3, (b) fault in s4, (c)
resulting circuit (Asym-HB-SRC) after the reconfiguration in case of fault s3
or s4.
Tab. 3.9: Switching states for the reconfiguration scheme for the 3L-SRC
Faulty Device s1 s2 s3 s4
s1 SC ON switching switching
s2 ON SC switching switching
s3 switching switching SC ON
s4 switching switching ON SC
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The modified connection has no influence on the converter operation.
It is important to note that during the reconfiguration of the 3L-
SRC, the capacitor C1 was discharged by the short-circuit of the switches
s1 and s2 (see Fig. 3.27 (b)). It means that the short-circuit current
flows through the healthy switch s2, which can damage this switch, if
the magnitude of the short-circuit current is too high. To avoid large
short-circuit current and guarantee the safe operation of the proposed
method, the energy stored on the capacitor C1 should be very small.
This is an important requirement for the application of the proposed
fault tolerant.
Fig. 3.27 (b) and (c) shows the operation states of the 3L-SRC after
the reconfiguration. The procedure of reconfiguring the 3L-SRC in case
of fault in other switches is presented in Fig. 3.28. Table 3.9 describes
the final state for every remaining healthy switch after the failure on
each device.
Analysis of the Fault Tolerant FC-SRC
Similarly to the 3L-SRC, the FC-SRC can also take advantage of the
proposed fault tolerance method. The reconfiguration procedure is pre-
sented in Fig. 3.29, as well as the resulting circuit after the recon-
figuration, considering the faulty case in each switch. Considering a
faulty on the switch s1 as an example, the switch s4 should remaining
permanently on for the reconfiguration process. Then, the capacitor
Cf will be charged by the short-circuit current that flows through the
components Cf , s1 and s4. This process ends when the capacitor Cf
is fully charged with the DC link voltage Vi (operating in parallel with
the array composed by C1 and C2). To avoid high current
4, the en-
ergy transferred to the capacitor Cf during the reconfiguration process
should be small. In other words, the capacitor Cf should not be very
large.
The switches s2 and s3 operate normally and the resulting circuit is
shown in Fig. 3.29 (c).
Differently from the FB-SRC and 3L-SRC, the resulting circuit after
the reconfiguration of the FC-SRC is the Sym-HB-SRC, shown in Fig.
3.19 (a). As a consequence, the resonant capacitor does not operate
4High currents might cause damage to the healthy devices (like s4), if the re-
configuration process is too long and if the device does not have enough power
dissipation capability to keep the temperature within the limits. To avoid that, the
energy transferred from the input source to the capacitor Cf should be small.
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Fig. 3.29: Proposed reconfiguration scheme for the FC-SRC for a faulty
case in every device and the resulting circuit after the reconfiguration: (a)
fault in s1, (b) fault in s2, (c) resulting circuit (Sym-HB-SRC) after the
reconfiguration in case of fault in s1 or s2, (d) fault in s3, (b) fault in s4, (c)
resulting circuit (Sym-HB-SRC) after the reconfiguration in case of fault s3
or s4.
Tab. 3.10: Switching states for the reconfiguration scheme for the FC-SRC
Faulty Device s1 s2 s3 s4
s1 SC switching switching ON
s2 switching SC ON switching
s3 switching ON SC switching
s4 ON switching switching SC
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with the DC offset of Vi after the fault. Thus, in contrast to the FB-
SRC and 3L-SRC, the resonant capacitor of the FC-SRC does not suffer
any impact after the reconfiguration.
Table 3.10 describes the final state of each remaining healthy switch
after the failure on each device.
Analysis of the Fault Tolerant NPC-SRC
Finally, the reconfiguration scheme of the NPC-SRC is described. For
this converter, there are two possible faults that will result in two dif-
ferent topologies after the reconfiguration: the first case is for a fault
in the outer semiconductors, i.e. s1 and s4, whereas the second case is
Fig. 3.30: Proposed reconfiguration scheme for the NPC-SRC for a faulty
case in every device and the resulting circuit after the reconfiguration: (a)
fault in s1, (b) fault in s2, (c) resulting circuit (Sym-HB-SRC) after the
reconfiguration in case of fault in s1 or s2, (d) fault in s3, (b) fault in s4, (c)
resulting circuit (Asym-SRC) after the reconfiguration in case of fault s3 or
s4.
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Tab. 3.11: Switching states for the reconfiguration scheme for the NPC SRC
Faulty Device s1 s2 s3 s4
s1 SC switching switching OFF
s2 switching SC switching OFF
s3 OFF switching SC switching
s4 OFF switching switching SC
for inner semiconductors s2 and s3. The reconfiguration procedure of
the NPC-SRC for both cases are presented in Fig. 3.30, as well as the
resulting circuit after the reconfiguration.
Analyzing the first case, a SC fault on the switch s1 is assumed as
an example. Then, the switch s4 must remain permanently on for the
reconfiguration. Consequently, the point a, highlighted in Fig. 3.30 (a),
is connected to the positive terminal of the input DC link Vi, whereas
the point b (see Fig. 3.30) is connected to the ground, bypassing the
clamp diodes D1 and D2. It results in the circuit shown in Fig. 3.30 (c).
Meanwhile, the healthy switches s2 and s3 operate normally. Similarly
to the FC-SRC, the resulting circuit for the first fault case of the NPC-
SRC is a Sym-HB-SRC.
Evaluating the second case, a fault on the switch s2 is assumed
and, as part of the reconfiguration process, the switch s4 must remain
open. Therefore, the part of the circuit composed by the capacitor C2
and s4 is removed from the entire network, resulting in the topology
shown in Fig. 3.30 (e). Thus, differently from the previous case, the
resulting circuit after the reconfiguration is the Asym-HB-SRC. Table
3.11 describes the final state for every remaining healthy switch after
the reconfiguration, considering the failure on each device.
3.4.4 Fault Tolerant Multilevel SRC and Bidirec-
tional SRC
Considering the reconfiguration process for the multilevel SRC explained
in the previous section, a family of fault tolerant multilevel SRC topolo-
gies is generated and presented in Fig. 3.31. Differently from the FT-
FB-SRC, the fault tolerant multilevel SRC does not require the recon-
figurable rectifier in its output stage. Actually, the effective voltage
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vp generated by the multilevel SRC is Vi/2 before and after the fault.
As this voltage does not change during the reconfiguration process, the
output voltage remains the same after the fault, avoiding the need of
the reconfigurable rectifier.
The fault-tolerance capability of the SRC can be easily extended
to the bidirectional Full-Bridge topology [130]. In the topology de-
Fig. 3.31: Proposed fault-tolerant series resonant DC-DC converter based
on the multilevel topologies: (a) fault-tolerant FC-SRC (FT-FC-SRC), (b)
fault-tolerant 3L-SRC (FT-3L-SRC), (c) fault-tolerant NPC-SRC (FT-NPC-
SRC), (d) and (e) bidirectional FT-FB-SRC.
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picted in Fig. 3.31 (d) and (e), the diodes on the secondary side are
replaced by active switches, in order to obtain an active bridge. There-
fore, the operation is very similar to the unidirectional version, but
active switches are used instead of diodes. Similarly to the unidirec-
tional version, in faulty case, the secondary bridge must be reconfigured
in a voltage-doubler bridge and, therefore, the reconfigurable bridge is
obtained with additional switches as well. Fig. 3.31 (d) shows the
proposed fault-tolerant bidirectional series resonant DC-DC converter.
Nonetheless, the fault-tolerance capability is obtained only when the
power flows from the primary to the secondary side (i.e. from Vi to
Vo), where only the secondary bridge is able to reconfigure in a vol-
tage doubler bridge. To obtain a fully fault tolerant converter, either
the primary and secondary bridges must be reconfigurable. Therefore,
the completely fault-tolerant SRC topology is presented in Fig. 3.31
(e). Although more semiconductors are used, the efficiency is not de-
teriorated, since the additional switches are only activated in faulty
case. Besides that, with the proposed topology, the availability of the
topology is highly increased.
3.4.5 Evaluation of the Proposed Fault Tolerance
Approach
The proposed fault tolerance approach is very advantageous for the
SRC, because it is very simple to be implemented and requires few
extra components, differently for the existing methods. Furthermore,
the technique does not deteriorate the efficiency of the converter, once
the extra switch is inserted on the circuit, only in faulty case. On the
other hand, the capacitor voltage and the semiconductor’s voltage or
current might be penalized after the reconfiguration, according to the
topology.
To verify the performance of the proposed approach, the voltage and
current stresses on the main components before and after the fault for
each topology are presented in Table 3.12. In this table, it is considered
the same operation condition (in terms of power and voltage) before
and after the failure.
For the FT-FB-SRC, the voltage effort on the semiconductor re-
mains the same after the fault, but the current doubles, if the output
power remains constant. Hence, the converter must double the current
to keep the same power level. Moreover, the voltage over the resonant
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capacitor (vCr) will present a DC component, increasing its peak value,
while preserving the voltage ripple, as described before. Despite the
current stress increases after the fault of the FT-FB-SRC, it is not crit-
ical, because the converter does not need to be necessarily overdesigned.
The semiconductors and cooling system of the converter are normally
designed for the nominal power, but the converter operates most of the
time at partial load, implying in a margin to increase the current in-
volved on the power conversion. Additionally, the output power can be
limited, avoiding overdesign and overheating of the components.
For the multilevel topologies, the current effort on the semiconductor
remains the same after the fault, but the voltage over the devices will
double. Consequently, semiconductors must selected to support twice
the DC link voltage. This case is much more critical than the FT-FB-
SRC case, because the cost and performance of the semiconductors are
directly related to their voltage rating. Higher voltage rating for the
semiconductors means higher cost and lower performance5.
In summary, to use the proposed fault tolerant technique in the
multilevel SRC, semiconductors rated for higher voltage (twice the DC
link voltage, instead of the DC link voltage) is required, penalizing the
cost and performance of the converter.
5Lower performance means high emitter-collector voltage during on-state
(VCE(ON)) and higher switching energy
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Tab. 3.12: Stresses on the main components of the proposed fault tolerant
converters before and after the fault
Before the Failure
Topology FT-FB-SRC FT-3L-SRC FT-FC-SRC FT-NPC-SRC FT-NPC-SRC
VS(max) Vi Vi/2 Vi/2 Vi/2 Vi/2
IS(rms) IL(pk)/2
ILr(rms) IL(pk)/
√
2
VCr(pk)
Io
8nfsCr
Io
8nfsCr
+ Vi
Io
8nfsCr
Io
8nfsCr
Io
8nfsCr
After the Failure
Topology FT-FB-SRC FT-3L-SRC FT-FC-SRC FT-NPC-SRC FT-NPC-SRC
VS(max) Vi Vi Vi Vi Vi
IS(rms) IL(pk) IL(pk)/2
ILr(rms) IL(pk)/2 IL(pk)/
√
2
VCr(pk)
Io
8nfsCr
+ Vi
Io
8nfsCr
+ Vi
Io
8nfsCr
Io
8nfsCr
Io
8nfsCr
+ Vi
Resulting Assym-HB-SRC Ssym-HB-SRC Assym-HB-SRC121
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3.4.6 Simulation and Experimental Validation of the
Fault Tolerance Approach
To validate the proposed fault tolerance technique, the fault tolerant
SRC converters were evaluated through numerical simulation and ex-
perimental tests. Simulation results for the fault tolerant multilevel
converters are presented next, as well as experimental results for the
FT-FB-SRC topology.
I Simulation Results:
To confirm the proposed fault tolerance technique, every multilevel
topology was simulated using the MATLAB/Simulink and the PLECS
toolbox, considering the parameters presented in Table 3.13. For each
case, a fault on the switch s4 was imposed at moment t = 0.1s and
the main waveforms are summarized in Fig. 3.32 to Fig. 3.34. The
results consist in voltage and current on the tank circuit elements [i.e.
primary side voltage (vp), capacitor voltage (vC) and inductor current
(iL)], faulty (s4) and healthy devices (s2), as well as the voltage over
the capacitors C1 (vC1) and C2 (vC2) and the output voltage (vo). As
can be noticed, the tank circuit components (vp, vC and iL), as well as
the output voltage (vo) are not affected during the fault. On the other
hand, the voltage over the semiconductors increases.
For the FT-3L-SRC, the capacitor C2 is fully discharged, while the
capacitor C1 is charged with the total DC voltage after the fault, as
explained before. It can be seen in Fig. 3.32 (d). Similar behavior
is observed on the FT-FC-SRC, in which the capacitor Cf is charged
with the full DC link voltage after the reconfiguration process. Thus, it
operates in parallel with the array composed by C1 and C2, as observed
in Fig. 3.32 (h). For the FT-NPC-SRC, there is no variation on the
Tab. 3.13: Specification for the simulation of the multilevel SRC topologies
Power converter specification
Input voltage Vi = 700 V
Output voltage Vo = 600 V
Nominal output power Po = 10 kW
Switching frequency fs = 20 kHz
Transformer turn ratio n = 1.45
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Fig. 3.32: Simulation results of the FT-3L-SRC topologies, when a fault
occurs in the switch s4 at moment t = 0.1s. (a) primary ac side voltage (vp),
resonant capacitor voltage (vcr), (b) voltage and current on the faulty switch
(s4) and on the healthy device (s2), (c) output voltage (vo), (d) voltage over
the dc-link capacitors (C1 and C2).
capacitors voltage, but only the primary side semiconductors. These
results demonstrate the effectiveness of the proposed methods and the
proposed fault tolerant topologies.
I Experimental Results:
The fault tolerance technique is applied to the FB-SRC and it was
tested in laboratory with the aim to evaluate the performance of pro-
posed FT-FB-SRC and to demonstrate the theoretical analysis pre-
sented. In this circumstance, a short-circuit on the switch s2 was emu-
lated. For these tests, the IGBT IHW40N120 (1200V/40A, from Infi-
neon Technologies AG) were used on the primary and secondary sides.
The results are presented for the converter operating in steady-state
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Fig. 3.33: Simulation results of the FT-FC-SRC topologies for a fault in
the switch s4 at moment t = 0.1s. (a) primary ac side voltage (vp), resonant
capacitor voltage (vcr), (b) voltage and current on the faulty switch (s4) and
on the healthy device (s2), (c) output voltage (vo), (d) voltage over the dc-link
capacitors (C1 and C2).
(before and after the fault) and also dynamically during the fault and
they are discussed herein. For safety reasons, the dynamic results were
obtained for reduced input and output voltages.
Initially, the converter was tested considering only the reconfigura-
tion scheme in the primary bridge, without the reconfigurable rectifier,
with the aim to validate the fault tolerant approach and the reconfig-
uration methodology. The test was performed with input and output
voltage of 200 V and 300 V, respectively, and the result for this con-
dition is presented in Fig. 3.35 (a). In this figure, it is observed the
dynamic response of the FB-SRC during the fault of the switch s2,
in which the converter remains operational after the fault, proving its
inherent ability to handle the fault. As expected, after the fault, the
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Fig. 3.34: Simulation results of the FT-NPC-SRC topologies for a fault in
the switch s4 at moment t = 0.1s. (a) primary ac side voltage (vp), resonant
capacitor voltage (vcr), (b) voltage and current on the faulty switch (s4) and
on the healthy device (s2), (c) output voltage (vo), (d) voltage over the dc-link
capacitors (C1 and C2).
output voltage drops to half of its value (from 300 V to 150 V) and
the capacitor voltage has an offset of Vi. The inductor current is also
reduced, because the test was performed with constant resistance as
load.
Subsequently, the prototype was tested including the re-configurable
rectifier, in order to validate the operation of the proposed FT-FB-SRC
topology. For this test, it was considered an input voltage of 350 V
and output voltage of 500 V, and the main results are presented in Fig.
3.35 (b), (d) and (f). The dynamic behavior during the fault on switch
s2 is depicted in Fig. 3.35 (b), showing that the converter remains
operational after the failure. Besides that, the converter provides a
constant output voltage (500 V) even after the fault, demonstrating
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the effectiveness of the proposed rectifier and the converter. As the
output voltage remains constant, the amount of processed power is the
same before and after the fault. Therefore, the amount of current on
the resonant tank is twice after the fault, as previously described. The
detailed waveforms before and after the fault can observed in the Figs.
3.35 (d) and (f), respectively. As can be seen in these figures, the
converter behaves as a FB-SRC before the defect and as a Asym-HB-
SRC after. Furthermore, the experimental waveforms (Figs. 3.35 (a)
and (b)) are in accordance with the theoretical one shown in Fig. 3.21
Fig. 3.35: Experimental results of the FB-SRC (without the reconfigurable
rectifier on the secondary side) under a fault on the switch s2: (a) dynamic
behavior of the converter during the fault, (b) steady-state operation before
the fault and (c) steady-state operation after the fault.
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and Fig. 3.24 .
To summarize, the results have shown that the proposed converter
can handle a short-circuit fault in one device and still provide the re-
quired output voltage and power, keeping the continuity of operation.
One of the main advantages of the proposed approach is to preserve
the converter’s performance after the failure, and to demonstrate that,
the converter’s efficiency was measured before and after the fault. The
efficiency test was carried for converter operating at input-output vol-
tage levels of 600 V to 700 V and output power of 3 kW. The efficiency
values were obtained experimentally using the high precision power an-
alyzer WT1800 from Yokogawa. Before the fault the converter reached
an efficiency of 98.25%, whereas it presented 98.1% after the failure.
As can be noticed, similar values of efficiency were obtained for both
cases. The small deviation between these values is observed, because
the current effort after failure on the primary side semiconductor is
higher, resulting in higher losses. On the other hand, there is less com-
ponent on the current path of the secondary side, reducing the losses in
this side. These results show an acceptable deviation on the converter’s
performance. Then, the small influence of the proposed fault tolerant
approach on the converter’s efficiency is verified
Summary
Among the suitable DC-DC converters for implementing the modular
ST architecture, the SRC is highlighted as a candidate to enable very
high performance. In addition to the efficiency, high reliability is ex-
tremely desired for ST application. In this context, the SRC has been
analyzed, considering the ST specification and requirements, and an op-
timum design procedure of the SRC to obtain not only high efficiency,
but also high reliability was proposed.
The possible operation modes for the converter have been described
and the DCM with the switching frequency equal or slightly below the
resonance frequency is the most efficient operation point. For designing
the converter, the current stresses and losses in the components were
carefully modeled, in order to minimize them. Different semiconduc-
tors technology, such as Si-IGBT and SiC-MOSFETs, were considered
during the design and the converter have been experimentally tested
with different semiconductors. As an outcome from this investigation,
the most suitable configuration to reach high efficiency is using SiC-
MOSFETs on the primary side and parallel connection of SiC Diodes
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and IGBT on the secondary side.
To increase the reliability, the two most critical devices were ana-
lyzed: the primary side semiconductor and the resonant capacitor. To
avoid fault on the switch, a fault-tolerant SRC topology was proposed
to be used, instead of the classic one, avoiding the interruption of the
system in faulty case. The proposed fault tolerance method consists
in reconfiguring the FB-SRC in a HB-SRC, in case of a semiconductor
failure, keeping the converter operational. The proposed approach can
be applied to the series resonant converter based on full-bridge, three-
level, flying capacitor and neutral point clamped topologies, and the
reconfiguration methodology for each of them was described. As a re-
sult of the reconfiguration, the output voltage is reduced. To overcome
this problem a modified rectifier that can be reconfigured in a voltage
doubler rectifier, keeping the output voltage constant, was used. Then,
a family of SRC with fault capability was generated and presented. The
main advantages of the proposed converter are: post-fault operation,
simple implementation, reduced number of additional component and
no efficiency deterioration. As a drawback, the resonant capacitor must
be designed for higher voltage and the current efforts on the healthy
devices in failure mode operation are twice than that in normal mode
operation.
To improve the reliability of the resonant capacitor, its lifetime
model is used and a trade-off between the resonant tank parameters
selection was found. As a results, the resonant tank circuit should have
a high capacitance value (Cr) and small inductance value (Lr) (for
a given resonant frequency). Following this procedure, the capacitor
lifetime is extended. In that case, only the leakage inductance of the
transformer should be used as the resonant inductor, and no additional
components should be included.
Finally, the description of the implemented prototype was provided,
as well as experimental results. The converter was tested under fault
condition and its capability to withstand the fault and to remain in
operation was demonstrated. Furthermore, the proposed converter has
obtained a peak efficiency of 98.61%, proving the validity of the pre-
sented design.
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The active bridge DC-DC converters have received much attention inthe last years, specially the Dual Active Bridges (DAB), which has
been intensively employed in different application, including ST [16–19].
Its choice is justified in many publications by its soft-switching feature
and the possibility to control the power easily.
The class of active bridge converter can be divided in three main con-
verters: conventional DAB, three-phase DAB and multiple active bridge
(MAB). All of them can operate in soft-switching and use the PSM to
control the power. This classification has been already presented in
Chapter 2 of this thesis and a brief overview of these converters has
been shown.
Among the active bridge converters, the DAB is the simplest one to
be implemented, by virtue of using only two single-phase bridges and
one conventional single-phase transformer. For this reason, it has been
used in ST in many works [16–19]. The three-phase DAB, on the other
hand, uses two three-phase bridges (one in each side) connected through
a three-phase transformer, increasing the complexity of the transformer
and the number of component. The only advantage offered by this
converter is the reduction of the output capacitive filter, when compared
to the conventional DAB. The limited advantage of this topology does
not justify the extra investment in switches and the increase complexity
of the transformer. For these reasons, this converter is not investigated
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in this work.
The MAB converter is an extension of the DAB, where multiple
active bridges are coupled to the same multiwinding transformer. The
MAB presents a complicated structure of the transformer, when com-
pared to the DAB, because of the multiwinding arrangement. How-
ever, the number of HFT and modules can be reduced, when the MAB
is adopted in ST, offering significant advantages in terms of cost [47].
Thus, the MAB converter might be very advantageous economically in
ST, which motivates further investigation in this topology.
Then, this chapter presents the modulation, operation and analysis
of the DAB and MAB converters. As a matter of simplicity, the DAB is
analyzed first, where the possible modulation strategies are described
and the main equations are derived. Afterward, the analysis of the
QAB (a special configuration of the MAB, where four bridges are used)
is presented, following the same procedure of the DAB. Then, a multi-
objective design taken into account cost and efficiency is carried out
for the QAB converter and all the steps of the design algorithm are
described.
4.1 DAB Converter: Theoretical Analysis
The topology of the DAB converter is presented in Fig. 4.1, where it
is composed by two active bridges, connected through the inductance
LDAB and a transformer. Even though the DAB topology is similar to
the SRC, its operation is totally different.
Fig. 4.1: Topology of the Dual Active Bridge (DAB) DC-DC converter and
(b) its equivalent circuit.
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Fig. 4.2: Main waveforms of the DAB converter considering different mo-
dulation strategies: (a) phase-shift modulation (PSM), triangular current
modulation (TCM), trapezoidal modulation (TPM).
4.1.1 Modulation Strategy
To modulate the DAB, many strategies have been presented [131–136],
but the phase-shift modulation (PSM) is the most adopted one. The
main waveforms of the DAB using the PSM is depicted in Fig. 4.2
(a). In this scheme, rectangular voltages vp and vs with 50% duty-
cycle, constant switching frequency fs and phase-shift of ϕ are applied
to the transformer. The power is controlled by the phase difference
between the bridges. The PSM is characterized by ZVS turn-on of the
semiconductors, low rms current, symmetrical share of the losses in all
switches, high power transfer capability and simplicity of implemen-
tation. On the other hand, these advantages are obtained depending
on the input-output voltage ratio and also the chosen operation point
(nominal phase shift ϕ), as explained in Chapter 2.
When the input voltage and/or output voltage of the converter de-
viate significantly from their nominal values (around 20%, according
to [72, 134]), the soft-switching operation is normally lost. In this con-
dition, the PSM is not advantageous anymore [134]. To overcome this
problem, alternatives modulation strategies have been proposed, like
the triangular current mode (TCM) and the trapezoidal modulation
(TPM), as shown in Fig. 4.2 (b) and (c), respectively. The TCM im-
poses a triangular shape current on the transformer, while the TPM
generates a trapezoidal current waveform on the transformer, as shown
in 4.2 (b) and (c), respectively. Contrary to the PSM, the TCM and
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TPM control the duty-cycle for transferring power between the input
and output of the converter. These strategies can operates with soft-
switching independently from the input and/or output voltage devia-
tion, but with penalty on the peak value of the currents. To transfer
the same amount of power, the DAB converter presents higher peak
values of currents, when TCM and TPM are adopted in comparison
with the PSM, because of the triangular or rectangular shape of the
current. It means that the rms value of the currents on the semicon-
ductors and transformers are also expected to be higher, implying in
more conduction losses.
In ST application, the input and output voltage are typically con-
stant without large deviation from the nominal value. In this context,
the PSM is very advantageous and, therefore the DAB converter is
analyzed next using this strategy.
4.1.2 Analysis of the DAB using the PSM
For the theoretical analysis of the DAB converter, the equivalent circuit
shown in Fig. 4.1 (b) can be used, where the active bridges are replaced
by rectangular voltage sources vp and vs. The waveforms of vp and vs
Fig. 4.3: Voltage and current waveforms of the DAB converter operating
with PSM.
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are shown in Fig. 4.3. Analyzing the equivalent circuit, the inductor
current is described by (4.1).
iL (t) = iL (t0) +
1
L
∫ t0+Ts
t0
vL(t)dt
iL (t) = iL (t0) +
1
L
∫ t0+Ts
t0
(vp − nvs) dt
(4.1)
The average power transferred can be defined by (4.2).
P =
1
Ts
∫ t0+Ts
t0
p(t)dt =
2
Ts
∫ t0+Ts/2
t0
vp(t)iL(t)dt
P =
2Vi
Ts
∫ t0+Ts/2
t0
iL(t)dt
(4.2)
Considering the current waveform shown in Fig. 4.3, the inductor
current can be described by (4.3). In this equation, the initial values
are defined by (4.4) and (4.5), respectively.
iL =

iL(to) +
vp + nvs
L
t, to < t < t1
iL(t1) +
vp + nvs
L
(t− t1) t1 < t < t0 + Ts2
(4.3)
iL(to) = − (Vi − nVo)pi − 2nVoϕ
4pifsL
(4.4)
iL(t1) =
(nVo − Vi)pi − 2Viϕ
4pifsL
(4.5)
Note that iL(to) = −iL(pi) in steady-state condition. Replacing
(4.3) in (4.2) and rearranging that, the equation of the power transfe-
rence of the DAB is obtained, as shown in (4.6) [72].
P =
ViVo
2pifsLn
ϕ
(
1− |ϕ|
pi
)
(4.6)
The input-output voltage relation of the DAB can be defined as d
and given by (4.7). The output power can be rewritten then in terms
of this relation, as shown in (4.8).
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d =
nVo
Vi
(4.7)
P =
V 2i
2pifsLr
dϕ
(
1− |ϕ|
pi
)
(4.8)
The ZVS is achieved during the turn-on of the switch when the
intrinsic diode of the device is conducting (assuring zero voltage over the
device) immediately before the channel starts conducting. To exemplify
this operation, the Fig. 4.4 shows the waveforms of the currents (iL
and is3) and stages during the turn-on of the device s3. In the first
stage (t < t1), the switch s3 is off and the current iL flows through
s1 and s4. Then, the switches s1 and s4 turn off at t = t1 and the
current iL flows through the intrinsic diodes of the switches s2 and s3,
t < t1 t1 < t < t2 t = t2 t > t2
is3 is3
iL<0iL=0iL>0iL>0
(b)
iL(t2) = 0
is3vs3
ZVS
(a)
Fig. 4.4: Simplified analysis of the ZVS commutation of the switch s3 of
the DAB converter: (a) current waveforms of the inductor (iL) and switch s3
(is3), and (b) topological states of the converter during the commutation.
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discharging the inductor LDAB . During this period, the voltage across
the semiconductor s3 is zero. The second stage ends when the inductor
is fully discharged iL = 0 (at t = t2). Finally, the inductor current
becomes negative (iL < 0), and the channel of the device s3 starts
conducting. It happens under zero voltage, as highlighted in Fig. 4.4.
To guarantee this operation, the following conditions must be sat-
isfied: iL(0) ≤ 0 and iL(ϕ) ≥ 0 (c.f. Fig. 4.3). The requirement of
iL(ϕ) ≥ 0 ensures the turn-on under ZVS of the switches s1 and s4 (see
Fig. 4.3), while iL(ϕ) ≥ 0 guarantees the soft-switching of the devices s2
and s3. Applying these limits in the equations (4.4) and (4.5), the ZVS
boundary conditions are obtained and described in (4.9). Accordingly,
the area constrained by the equation (4.9) indicates the soft-switching
region of the DAB converter, which is the desired operation region.
dZV S(up) = 1− 3ϕ
2pi
dZV S(down) =
1
1− 3ϕ
2pi
(4.9)
Fig. 4.5 shows the variation of the normalized power in function of
the phase-shift angle for several values of d, in which the soft-switching
boundaries are highlighted. Note that the DAB converter operates in
ZVS for the entire range of load if d = 1, i.e. Vi = nVo. Consequently,
the DAB converter can be properly design to operate with soft-switching
for the whole load range.
To verify the effect of ϕnom on the circulating current of the DAB,
the reactive power equation in function of ϕnom is derived. To simplify
the analysis, the sinusoidal approach is used, where only the fundamen-
tal component of the waveforms are considered, as shown in Fig. 4.6.
Using the Fourier series and considering only the first harmonic, the
fundamental component of the voltages on the primary side and secon-
dary side (vp and vs) are described by (4.10) and (4.11), respectively.
vp1 =
4Vi
pi
sin (ωt) (4.10)
vs1 =
4Vi
pi
sin (ωt− ϕ) (4.11)
135
Chapter 4. Active Bridges DC-DC Converter
0
0
0.2
0.4
0.6
0.8
1
1.2
Fig. 4.5: Output power of the DAB converter in function of phase-shift
angle ϕ, considering several input-output voltage relation d.
Fig. 4.6: (a) Equivalent circuit and (b) main voltage and current waveforms
of the DAB converter considering the fundamental component.
Consequently, the inductor current is given by
iL1 =
vp1 − vs1
2pifsL
. (4.12)
The total apparent power of the converter is described by
SDAB = vp1iL1 (4.13)
Finally, the active and reactive power of the DAB converter are
defined by (4.14) and (4.15), respectively.
PDAB =
4ViVo
pi3fsL
sin (ϕ) (4.14)
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Fig. 4.7: Comparison of the normalized power of the DAB converter ob-
tained by the analytical analysis (PDAB/Pmax) and obtained by the fun-
damental component approach (Pfund/Pmax) in function of the phase-shift
angle ϕ.
QDAB =
4ViVo
pi3fsL
(1− cos (ϕ)) (4.15)
As can be noticed, using the sinusoidal analysis approach, the equa-
tion are simplified, as observed from (4.13) to (4.15). To verify the
accuracy of this approach, the active power transferred derived using
the accurate method (as shown in equation (4.6)) is compared to that
one obtained from the simplified sinusoidal approach. Both equations
are plotted in function of the phase-shift angle, as illustrated in Fig. 4.7.
From this graphic, a very small deviation between both power curves
is observed, validating the simplified approach.
Similarly, Fig. 4.8 shows the variation of the normalized active and
reactive power of the DAB converter in function of the phase-shift angle.
As can be observed, the active power increases as a sinusoidal function
with the phase-shift, while the reactive power increases exponentially.
For the phase-shift range of 0 < ϕ < pi/4, a small increment on the
angle ∆ϕ1 implies a significant increment on the active power ∆P1,
but only a light increment on the reactive power ∆Q1 (cf. Fig. 4.8).
Conversely, if the same angle increment ∆ϕ2 = ∆ϕ1 is applied in the
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Fig. 4.8: Normalized active and reactive (QDAB/Qmax) power in function
of the phase shift angle.
interval constrained by pi/4 < ϕ < pi/2, the active power increases
slightly defined by ∆P2, while the reactive power has a substantial
increment of ∆Q2. It is clear in Fig. 4.8 that ∆P1 > ∆P2 and ∆Q1 <
∆Q2, meaning that the first interval (0 < ϕ < pi/4) has more effect on
the active, whereas the second one (pi/4 < ϕ < pi/2) has more effect on
the reactive power. Indeed, low reactive power is desired for reducing
losses and maximizing the efficiency, which is obtained selecting the
nominal phase-shift angle in the range of 0 < ϕnom < pi/4.
4.2 QAB Converter: Theoretical Analysis
The simplified circuit of the MAB converter is shown in Fig. 4.9 (a),
where the multiple bridges are coupled to the same multiwinding HFT.
As aforementioned, the QAB converter is a particular case of the MAB,
in which four bridges are used and it is analyzed next. The QAB can
be configured symmetrically, in which 2 bridges are connected to the
input and the other two to the output, as depicted in Fig. 4.9 (c),
or asymmetrically, where three bridges are connected to the input and
one to the output, as shown in Fig. 4.9 (b). The theoretical analysis
of the converter is carried out in detail considering the asymmetrical
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Fig. 4.9: Possible configuration of the MAB converter: (a) generic topology,
(b) asymmetrical configuration and (c) symmetrical configuration of the MAB
converter, when four active bridges are used.
configuration and then the results are extended to the symmetrical one.
Regardless the configuration, the bridges can have different voltage
levels and they can exchange power among them independently from
the others. It means that the QAB can have several operation modes,
according to the power flows and voltage level of each bridge, making
its general analysis very extensive. In ST application, the QAB has
restricted operation modes with regard to the voltage level, power flow,
etc. These restrictions simplify considerably the analysis. Therefore,
the comprehensive analysis of the QAB is initially presented and later
the ST restrictions are taken into account, where the main equations
are derived.
To modulate the converter, the strategies presented before for the
DAB can be directly adopted to the QAB, i.e. the PSM, TCM and
TPM. Nevertheless, only the PSM has been applied to any MAB con-
verter type so far. Taking this into account, the QAB is investigated
considering the conventional PSM and the TCM, as a further contribu-
tion of this work. Then, the converter’s performance using the TCM is
evaluated in order to verify the possible advantages that it can bring to
the converter.
4.2.1 Analysis of the QAB using the PSM
The topology of the QAB converter with asymmetrical configuration is
depicted in Fig. 4.10, and each bridge is denoted by the letters a, b,
c and d. The elements of the bridges have sub-index i = {a, b, c, d} to
indicate the bridge the element belongs to.
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The equivalent circuit of the QAB based on the Y -model and ∆-
model are shown in Fig. 4.11, in which the bridges are replaced by
rectangular voltage sources reflected to the same side (va, vb, vc and vd).
The parameters of the equivalent circuit (cf. Fig. 4.11) are determined
using the original parameters shown in Fig. 4.10 and the transformer
turns ratio, as presented in (4.16). In this equation ni is the number of
turns of the specific bridge i.
v′i =
vi
ni
i′i = iini L
′
i =
Li
n2i
(4.16)
Each voltage source is characterized by its phase-shift angle (ϕi) and
the constant voltage of the DC side (Vi). It means that bridges a, b, c
and d have a phase angle defined by ϕa, ϕb, ϕc, ϕd, respectively. In the
PSM, the power transference depends basically on the angle difference
between the bridges and not on the angle value itself. Thus, a reference
Fig. 4.10: Topology of the QAB converter using the asymmetrical configu-
ration.
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Fig. 4.11: Equivalent model of the QAB converter: (a) Y -model and (b)
∆-model.
set point can be established for every bridge, and in this analysis the
angle of the LV side bridge is selected as the reference. Hence, ϕa = 0,
as shown in Fig. 4.12 (a).
In the Y -model , the voltage at the central point vx and the current
slope of each inductor are calculated by (4.17) and (4.18), respectively.
The inductance L′a, L
′
b, L
′
c and L
′
d illustrated in the Y -model are ob-
tained directly from real circuit shown in Fig. 4.10, considering also the
transformer turns ratio.
vx =
v′a + v
′
b + v
′
c + v
′
d
4
(4.17)
di′Li
dt
=
(vi
′ − vx)
L′i
(4.18)
The ∆-model is more suitable for evaluating the power flow, because
the bridges are directly connected through an equivalent inductance, as
depicted in Fig. 4.11 (b). Hence, the ∆-model can be seen as several
DAB connected between them. In contrast to the Y-model, where the
parameters (e.g. inductance and currents) are obtained directly from
the original circuit (cf. Fig. 4.10), the parameters of the ∆-model are
not obtained straightforward, but the are derived using circuit analysis.
The waveforms of the QAB circuit based on the ∆-model is illus-
trated in Fig. 4.12 (a), while the power flow directions among the
bridges are depicted in 4.12 (b). As shown in Fig. 4.12 (a), the current
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Fig. 4.12: (a) Voltages and currents voltages of the QAB converter using
the ∆-model and (b) the power flow direction exchanged among the bridges.
flowing between two bridges, for instance bridges a and b, is iLba and it
is controlled by the angle ϕb. Thus, the current and power exchanged
between these two bridges (iLba and Pab) is calculated similarly as a
DAB converter. The same approach can be carried out to determine
the power and/or current flowing between the bridges a and c and then,
a and d, Finally, the superposition theorem can be used to define the
total power and current of the bridge a (Pa and ia). In conclusion, the
∆-model can be seen as connection of multiples DAB converters.
Using the Kirchhoff’s law, the current of the bridges are determined
by (4.19). 
i′a = −iLba − iLca − iLda
i′b = iLba − iLcb + iLbd
i′c = iLca + iLcb + iLcd
i′d = iLda − iLcd − iLbd
(4.19)
The current variation on the inductance Lab is described by (4.20)
and then it is generalized for the other inductances in (4.21), where
k = {a, b, c, d}, j = {a, b, c, d} and k 6= j.
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Lab
iLba
dt
= v′ba = v
′
b − v′a (4.20)
Ljk
iLjk
dt
= v′kj = v
′
k − v′j (4.21)
From these equations and using the relation shown in (4.18), the
equivalent inductance of the ∆-model are obtained and they can be
comprehensively determined by (4.22).
Ljk = L
′
jL
′
k
(
1
L′a
+
1
L′b
+
1
L′c
+
1
L′d
)
(4.22)
The power exchanged between two bridges is obtained by means of
the same approach used for DAB converter. For instance, the power
transferred from the bridge a to the bridges b, c and d are calculated
by (4.23), while the power exchange between the bridges b and c is
analytically described by (4.24).
Pab =
VaVb
2pifsLab
ϕb
(
1− |ϕb|
pi
)
Pac =
VaVc
2pifsLac
ϕc
(
1− |ϕc|
pi
)
Pad =
VaVd
2pifsLad
ϕc
(
1− |ϕc|
pi
)
(4.23)
Pbc =
VaVc
2pifsLbc
(ϕc − ϕb)
(
1− |(ϕc − ϕb)|
pi
)
(4.24)
Then, the power exchanged between two generic bridges j and k can
be determined by (4.25).
Pjk =
VkVj
2pifsLjknjk
ϕjk
(
1− |ϕjk|
pi
)
ϕjk = ϕj − ϕk, njk = nj/nk
(4.25)
The total power processed by an individual bridge is calculated by
the sum of power exchanged between the referred bridge and the others,
as described by (4.26). This equation is constrained by Pa + Pb + Pc +
Pd = 0.
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Pa = Pab + Pac + Pad
Pb = Pba + Pbc + Pbd
Pc = Pca + Pcb + Pcd
Pd = Pda + Pdb + Pdc
(4.26)
The total power depends on all phase-shift angles (ϕb, ϕc and ϕd),
demonstrating a coupling among then, but it can be simply calculated,
as for the DAB converter.
As aforementioned, the ST application poses some restrictions to the
operation modes of the QAB with regard to the voltage level and power
flow, which simplifies a lot the analysis. The restrictions in questions
are:
I The bridges connected to the MV side have the same voltage VM .
I Power balanced condition is considered, i.e. the MV bridges pro-
cess the same amount of power.
I The MV bridges have the same phase-shift angle with respect to
the LV grid, defined by: ϕb = ϕc = ϕd = ϕnom.
I The power flow occurs only from the MV side to the LV side or
vice versa. There is no power exchanged among the MV cells.
I The conventional power flow is from MV to LV.
I The windings connected to the MV bridges have the same number
of turns, as well as those connected to the LV bridges. It means
that the transformer turn ratio n is only the relation between the
MV windings to the LV windings.
I The DC link voltage of the MV bridges and LV bridges are defined
as VM and VL, respectively.
Considering these assumptions, the power transferred from the MV
side to the LV side is then simplified and determined by (4.27).
Po =
VMVL
2pifsnLeq
ϕnom
(
1− |ϕnom|
pi
)
(4.27)
In this equation, Leq is the equivalent inductance seen by the LV
side, which is calculated by (4.28).
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Fig. 4.13: (a) Waveforms of the QAB converter (b) and the equivalent
circuit considering the ST operation restrictions.
Leq = La +
Lb + Lc + Ld
3n2
(4.28)
Using the nominal power, phase-shift angle and voltage, the required
equivalent inductance can be calculated then by (4.29). This can be
implemented physically on the MV side and/or LV side, but the relation
shown in (4.28) must be satisfied.
Leq =
VMVL
2pifsnPo
ϕnom
(
1− |ϕnom|
pi
)
(4.29)
The restrictions dictated by the ST application entail a significant
simplification, in such way that the QAB converter performs similarly
to the DAB converter, and its equivalent circuit and main waveforms
considering these restrictions are shown in Fig. 4.13.
To compute the current stresses on the semiconductors and trans-
former, the peak current on the LV side inductor (ILa(pk)) and MV side
inductor (ILb(pk)) are required, and they can be calculated by (4.30)
and (4.31), respectively.
ILa(pk) =
VL −
√
V 2L − 8LeqfsnVLIo
4Leqfs
(4.30)
ILb(pk) =
ILa(pk)
3n
(4.31)
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Fig. 4.14: (a) Topology of the active bridge and the current and voltage
waveforms on the semiconductors of the (b) MV bridge and (c) LV bridge.
Using the concept of average and rms values presented in (4.32) and
(4.33), and considering the current waveforms presented in Fig. 4.14
for positive power flow, i.e. from MV to LV side, the current stresses
on the semiconductors and transformer are computed.
iS1a,rms =
√√√√√ 1
Ts
Ts∫
0
iS1a
2 (t) dt (4.32)
iS1a,avg =
1
Ts
Ts∫
0
iS1a (t) dt (4.33)
The average and rms current on the diodes of the MV bridges in
function of the nominal phase-shift angle are calculated by (4.34) and
(4.35).
iD1b(avg) =
ILPK(LV )
3n
ϕ
8pi
(4.34)
iD1b(rms) =
ILPK(LV )
3n
√
ϕ
12pi
(4.35)
Likewise, the average and rms current on the channel of the MV
side semiconductors are computed by (4.36) and (4.37), in function of
the nominal phase-shift angle.
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iS1b(avg) =
ILPK(LV )
6n
(
1− 3ϕ
4pi
)
(4.36)
iS1b(rms) =
ILPK(LV )
3n
√
1
2
(
1− 5ϕ
12pi
)
(4.37)
Similarly, the average and rms currents on the semiconductor (in-
trinsic body diode and channel) of the LV side are calculated from
equation (4.38) to (4.41).
iD1a(avg) =
ILPK(LV )
2
(
1− 3ϕ
4pi
)
(4.38)
iD1a(rms) = ILPK(LV )
√
1
2
(
1− 5ϕ
12pi
)
(4.39)
iS1a(avg) = ILPK(LV )
ϕ
8pi
(4.40)
iS1a(rms) = ILPK(LV )
√
ϕ
12pi
(4.41)
The rms current on the MV side and LV side inductors (and also
transformer) are calculated by (4.42) and (4.43), respectively.
iL1a(rms) = ILPK(LV )
√
1− 2ϕ
3pi
(4.42)
iL1b(rms) =
ILPK(LV )
3n
√
1− 2ϕ
3pi
. (4.43)
As observed in these equations, the current stresses in every com-
ponent are somehow proportional to the ϕ. Furthermore, when the
power flows from the MV to the LV, most of the current flows through
the channel of the MV side semiconductors, whereas it flows mostly
through the body diode on the LV side. Therefore, it is very important
to select a power semiconductor for the LV side with low forward drop
voltage for the body diode.
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4.2.2 Analysis of the QAB with TCM
The TCM was introduced in [134] for the DAB converter and it will be
extended to the QAB next, with the aim to evaluate if this strategy can
bring some benefits in terms of efficiency to the converter. Differently
from the PSM strategy, the TCM uses the duty-cycle to control the
power transferred among the bridges. The duty-cycle of the bridges
a, b, c and d are defined, respectively, by da, db, dc and dd. Using
the TCM, the switches of the MV cells can operate with ZCS and
the circulating reactive power on the converter can be reduced. On
the other hand, the rms current can increase compared to the PSM,
depending on the input-output voltage ratio. This strategy has been
intensively investigated for the DAB converter [134–136], and in this
work, it is extended to the QAB converter.
Considering the power balance restriction (i.e. Pb = Pc = Pd), the
MV bridges perform similarly and their duty-cycle can be considered
the same: db = dc = dd = D2. The duty-cycle of the LV bridge is given
by da = D1.
The basic principle of the TCM is to impose a triangular current on
the inductors, as shown in Fig. 4.15. To achieve that, the voltages va
and vb should have the waveforms exactly as depicted in Fig. 4.15 (a).
Consequently, in this operation mode, the voltage vx (see Fig. 4.11) is
defined as
vx =

nVL + 3VM
4
, 0 < t < D2Ts
nVL
4
, D2Ts < t < D1Ts
0, D1Ts < t < Ts/2
. (4.44)
As can be seen in Fig. 4.15 (a), the current in the inductor starts
from zero and reaches its maximum value ∆iLb during the time period
of 0 < t < D2Ts, where Ts is the switching period. The current vari-
ation during this period, denoted as ∆iLb(0<t<D2Ts) , can be calculated
using (4.18), where vx is given by (4.44), resulting in (4.45). As the cur-
rents start from zero, the switches s1a and s4a of the LV side and also
the switches s1b,c,d and s4b,c,d of the MV side turn on at zero current
switching (ZCS).
∆iLb(0<t<D2Ts) =
D2 (VM − nVL)
4Lf
(4.45)
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Fig. 4.15: Current and voltage waveforms of the QAB converter using the
TCM, for (a) positive power flow and (b) negative power flow.
Likewise, during the period D2Ts < t < Ts/2, the currents decrease
from ∆iLb until reach zero again. In this period, the current variation
denoted as ∆iLb(D2Ts<t<Ts/2) can also be calculated by (4.18), resulting
in (4.46). In the moment t = D2Ts, the current is zero and the switches
s1,b,c,d turn off at ZCS. It is important to note that the period in zero
state should be long enough to deplete all charge accumulated in the
IGBT during the conduction state. Thus, this commutation can be
critical for rated load operation, where the stored charge is high and the
zero time period is small [137]. To achieve ZCS operation regardless the
load and input or output voltages levels, the condition ∆iLb(0<t<D2Ts) =
∆iLb(D2Ts<t<Ts/2) must be satisfied. As a result, the relation between
the duty-cycle D1 and D2 is found and presented in (4.47).
∆iLb(D2Ts<t<Ts/2) =
nVL (D1 −D2)
4Lfs
(4.46)
D2 =
VL · n
VM
D1 (4.47)
The transferred power can be derived analyzing the DC side of the
bridge b: PB = IbVM . The average current in the bridge b (Ib) is
calculated in (4.48). Thus, the power processed by the bridge b and a
are calculated by (4.49).
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Fig. 4.16: (a) Topology of the active bridge and the current and voltage
waveforms on the semiconductors of the (b) MV bridge and (c) LV bridge.
Ib =
2
Ts
D2Ts∫
0
ib (d) dt =
D2
2 (VM − nVL)
4Lfs
(4.48)
Pb =
D1
2(VLn)
2
(VM − VLn)
4LfsVM
Pa =
3D1
2(VLn)
2
(VM − VLn)
4LfsVM
(4.49)
As observed in (4.49), the duty-cycle of the cell a (D1) is used to
control the power transferred, while the duty-cycle of the MV cells (D2)
are used to ensure the ZCS operation.
The current and voltage waveforms on the semiconductors of the
MV and LV sides are depicted in Fig. 4.16. As can be noticed in
this figure, the LV side devices switch at ZCS during the turn-on and
turn-off. On the MV cell, the iS2b has ZCS during the turn-on and
turn-off, while the switch iS1b has ZCS only during the turn-on. Using
the curves presented in Fig. 4.16 and the concept of average and rms
values presented in (4.32) and (4.33), the stresses on the semiconductors
are obtained.
The rms currents on the MV and LV sides of the transformer in
function of the duty-cycle D1 are calculated by (4.50) and (4.51), re-
spectively.
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iLb(rms) =
nVL (VM − nVL)
12LfsVM
√
6D1
3 (4.50)
iLa(rms) =
n2VL (VM − nVL)
4LfsVM
√
6D1
3 (4.51)
The rms and average currents through the semiconductors of the LV
bridge are calculated by (4.52) and (4.53), respectively.
iS1a(rms) =
n2VL (VM − nVL)
4LfsVM
√
3D1
3 (4.52)
iS1a(avg) =
3D1
2
(
n2VL
)
(VM − nVL)
8LfsVM
(4.53)
As observed in Fig. 4.16, the MV side semiconductor have unequal
power sharing. Then, the rms and average currents through semicon-
ductors s1b are defined by (4.54) and (4.55).
iS1b(rms) =
nVL (VM − nVL)
12LfsVM
√
3D1
2nVL
VM
(4.54)
iS1b(avg) =
D1
2(nVL)
2
(VM − nVL)
8LfsVM
2 (4.55)
Similarly, the current stresses on the MV side semiconductor s2b are
computed by (4.56) and (4.57).
iS2b(rms) =
nVL (VM − nVL)
12LfsVM
√
3D1
3 (4.56)
iS2b(avg) =
D1
2 (nVL) (VM − nVL)
8LfsVM
(4.57)
From the power equation described by (4.49), the TCM can not be
applied when the input and output voltages are equal. In this case,
there is no power transference, and it is mathematically expressed in
(4.49) by the term (VM − VLn). Therefore, this modulation is more
suitable when the input and output voltage are very different [134].
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4.2.3 Evaluation and Comparison of the Modula-
tion Strategies
The performance of the QAB converter operating with the TCM and
the PSM strategies are compared, in order to verify which modulation
strategy is more beneficial for the converter’s efficiency. As the power
dissipation is directly related to the current stresses on the main com-
ponents of the converter, then they are calculated using the previous
equations and plotted in function of the output power, considering both
modulation cases.
To calculate the current stresses, different parameters are required
for the TCM and the PSM modulation schemes. In case the same
parameters are used (e.g. inductance, transform turn ratio, etc), the
output power provided by the converter is higher when PSM is adopted
in comparison with the TCM. As an example, considering the same
circuit parameters of the QAB converter (Leq = 100 µH), the power
function versus the control parameters for both modulation strategy is
plotted in Fig. 4.17. This shows that the maximum power of the QAB
is Pmax = 30 kW when the PSM is used, whereas only Pmax = 3.3
kW is achieved when the TCM is employed. It means that the PSM
has higher power transfer capability. Hence, different parameters of the
QAB converter must be used according to the modulation strategy, for
comparison purpose.
For a trustworthy comparison, the same output power, switching fre-
quency, as well as input and output voltage level are assumed for both
modulation, and all these parameters are presented in Table 4.1. To
Tab. 4.1: Parameters used for the PSM and TCM comparison
Parameters PSM TCM
Output nominal power Pa = 30 kW
Input voltage VM = 800 V
Output voltage VL = 700 V
Switching frequency fs = 20 kHz
Turn ratio n = 1.14 n = 2
Equivalent inductance Leq = 100µH Leq = 17.8µH
Nominal operation point ϕnom = 45
◦ D1 = 0.48
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reach the same power level, the equivalent inductance and the trans-
former turns ratio need to be different, according to the modulation
scheme, as shown in Table 4.1. Furthermore, the operation point is
also presented for both cases.
Fig. 4.18 shows the normalized rms current on the MV and LV
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Fig. 4.17: Output power capability of the QAB converter for different mo-
dulation strategy, considering the same circuit parameters.
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Fig. 4.18: Comparison of the QAB performance for the TCM and PSM
strategies: rms current on the MV and LV sides inductors (and transformer).
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Fig. 4.19: Comparison of the QAB performance for the TCM and PSM
strategies: (a) rms current on the LV side semiconductors and (b) rms current
on the MV side semiconductors.
side inductors in function of the normalized output power, for both
modulation strategies. As can be noticed, the rms currents are smaller
when the PSM is used. It means lower losses on the inductor and
transformer when the PSM is used, instead of the TCM. The normalized
rms current on the MV and LV side semiconductors in function of the
normalized output power is plotted in Fig. 4.19, for the QAB converter
operating with PSM and TCM. Similarly to the previous case, current
stresses on the semiconductors are reduced when the PSM is used.
In contract to the TCM, the PSM is simpler to implement and the
soft-switching feature does not depend on the converter parameters,
as the inductance for instance. Furthermore, the current stresses and
losses are smaller, implying in higher performance. For constant input
and output voltage level, the QAB based on PSM can be properly design
to operate with soft-switching and low rms currents, for all operation
range of the load. However, when wide variation of the input voltage
is expected, the TCM becomes advantageous, because the converter
can still operate under soft-switching. In overall, the PSM offers more
advantages for the QAB performance in ST application, because of the
restriction of constant input and output voltages established by the ST.
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Experimental Evaluation
In spite of the TCM has been successively applied in the DAB converter,
it was never used in the MAB converter and it has been extended for
the first time to this converter in this PhD Thesis.
Therefore, the QAB converter was simulated and experimentally
tested, in order to verify the operation of the converter with the TCM
and to validate the theoretical analysis developed in this work. Hence,
the results obtained by simulation and experimental tests are com-
pared and discussed next. The converter was simulated using the
MATLAB/Simulink and the PLECS toolbox, and subsequently a down
scaled prototype of 2.5 kW was built and tested in laboratory. The
primary goal of the prototype is to confirm the analytically studied con-
verter capabilities by experimental results. For that reason a reduced
scale prototype was used, and the main specifications are presented in
Table 4.2.
For the experimental set-up, maximum duty-cycle of D1max = 0.45
was chosen. Using the specification shown in Table 4.2 and the previous
equation, the required inductance is calculated. The Fig. 4.20 shows
the picture of the implemented prototype, where the power board, con-
trol board and also the multi-winding transformer are observed. IGBT
modules from Infineon Technologies with voltage rating of 1.2 kV were
used in all bridges, and the specification is also presented in Table 4.2.
Tab. 4.2: Specification of the implemented QAB DC-DC converter proto-
type
Parameter Value
Rated Output Power Po = 2.5kW
LV dc-link (VL) VL = 200V
MV dc-link (VMb, VMc, VMd) VM = 250V
Switching frequency fs = 20kHz
Additional external inductance La = Lb = Lc = Ld = 35µH
Transformer turns ratio n = 1 : 1 : 1 : 1
Output filter capacitor C = 500µF
IGBT S1,2,3,4 Infineon SIGC32T120R3E
IGBT3 (1200V/25A)
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Additional inductors of 35 µH were added to each winding of the trans-
former, as shown in Fig. 4.20. The transformer is based on a U-shaped
ferrite core, and it is depicted in 4.20 (b).
The experimental results consist of relevant voltage and current
waveforms for steady-state operation of the QAB converter using the
TCM and they are presented in Fig. 4.21 and Fig. 4.22. The Fig. 4.21
(a) and (b) show, respectively, the simulation and experimental results
of the voltage and current on the LV side (va, iLa) and MV side (vb,
iLb) for the converter at light load operation, i.e. Pa = 1kW . As can
be observed, the converter operates with soft-switching, low duty-cycle,
and very large zero-time of the currents. In this operation condition,
the commutation of the semiconductors is not critical, because there is
enough time to deplete all charge accumulated in the IGBT during the
conduction state before the next commutation.
Likewise, the Fig. 4.21 (c) and (d) illustrate the same waveforms
obtained by simulation and experimental tests, respectively, considering
now the nominal power condition. In this case, the converter operates
with an output power around 2.5 kW, divided equally among the MV
cells, i.e. balanced condition. As expected, the current and voltage
waveforms are very similar to the theoretical waveforms and the ZCS
feature can be noticed in the figure. Moreover, the results obtained by
simulation and experimentally are analogous, emphasizing the accuracy
of such results. The switching details are depicted in Fig. 4.22. Al-
Fig. 4.20: Picture of the implemented prototype: (a) top view of the con-
verter prototype. (b) HF multiwinding transformer and (c) front view of the
converter.
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though the zero-time of the current is very short in the nominal power
condition (worst condition), the ZCS operation is still achieved during
the turn-on and turn-off of the semiconductor, and it is confirmed in
this result.
The waveforms obtained by simulation and experimental tests are
very similar to the theoretical waveforms described in this work. Finally,
these results demonstrate the operation principle and the analytical
equations derived during the theoretical analysis of the QAB using the
TCM developed in this work.
Fig. 4.21: Waveforms of the QAB converter obtained by simulation and
experimental tests. Voltage and current on the MV side (vb and ib) and
LV side (va and ia). (a) Simulation and (b) experimental results for light
load condition. (c) Simulation and (d) experimental results for high load
condition. (Time scale: 10µs/div).
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500ns
5 sμ
500ns
Fig. 4.22: Experimental results of the QAB converter: detail of the com-
mutation, demonstrating the ZCS condition.
4.3 Evaluation of the MAB converter in
ST application
The advantages offered by the PSM for the MAB converter was dis-
cussed and demonstrated in the previous section, and for this reason it
is adopted. Apart from the different modulations, the converter can be
configured asymmetrically or symmetrically. Fig. 4.23 shows the QAB
converter with both configuration. In section III, the QAB converter
configured asymmetrically based on the PSM was analyzed. Never-
theless, the operation principle of the QAB converter is essentially the
same, regardless the configuration. Actually, the configuration will play
a role on the current stresses on the semiconductors, inductors and
transformers. Therefore, using the same approach presented in Section
III, the current stresses on the semiconductors and inductors of the
converter are generalized and described in equations (4.58) to (4.62).
In these equations, k represents the configuration of the QAB and it is
defined in (4.63).
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Fig. 4.23: Circuit of the QAB converter with (a) asymmetrical and (b)
symmetrical configuration.
ILa(pk) =
VL −
√
V 2L − 16LeqfsnVLIo/ (5− k)
4Leqfs
(4.58)
ILb(pk) =
ILa(pk)
nk
(4.59)
iS1b(avg) =
ILa(pk)
2nk
(
1− 3ϕ
4pi
)
(4.60)
iS1b(rms) =
ILa(pk)
nk
√
1
2
(
1− 5ϕ
12pi
)
(4.61)
iL1b(rms) =
ILa(pk)
nk
√
1− 2ϕ
3pi
. (4.62)
k =
 1, symmetric config
3, asymmetric config
(4.63)
Note that the equations (4.60) to (4.62) describe only the current
stresses on the MV side components. The current stresses on the LV
side components presented earlier in equations (4.38) to (4.42) are still
valid for the symmetrical configuration of the QAB. The difference lies
on the current peak value ILa(pk) , because it is a function of the output
current, which changes according to the configuration, as highlighted
in (4.23). Then, the peak current ILa(pk) is generalized in (4.58).
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4.4 Design of the QAB Converter
Among the main design constrains, the cost and efficiency are the most
important ones for the basic module of the ST. In this regard, the opti-
mum design of the QAB converter for improving not only the efficiency,
but also the cost, is described.
An approach analogous to that one presented for the SRC is used
for designing the QAB converter. Nevertheless, in this case, the effi-
ciency and cost are the optimization parameters, instead of efficiency
and reliability. The losses in the main components of the QAB are
carefully computed in function of the main converter parameters, with
the aim of selecting properly these parameters, minimizing the losses.
Moreover, a computer-aided design is implemented to assist the design
parameters choice, where an algorithm to calculate the losses and cost
is developed, allowing to perform the multi-objective optimization.
Similar specification used for the SRC design is also used to design
the QAB converter, and it is shown in Table 4.3. As discussed, the
modular approach offers the advantages to choose the specification of
the basic module, design it only once and then combine many of them
to reach the ST specification. Of course, the specification of the basic
cell will play a very important role during the selection of the number
of modules used to implement the entire system. It will be discussed
in the next chapter, where the optimum number of power unit will be
derived. The asymmetrical configuration of the QAB is used, as shown
in Fig. 4.23, and more discussion about the QAB configuration on the
system implementation is also presented in Chapter 5.
The voltage level presented in Table 4.3 were selected to enable
the use of 1.2 kV semiconductors on the primary and secondary sides,
implying in a wide variety of device choice and offering more alternatives
for the multi-objective design presented herein.
Tab. 4.3: Specification of the QAB converter used for the design
Input voltage Output Voltage Nominal Power Isolation frequency
800 V 700 V 20 kW 20 kHz
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4.4.1 Operation Point
The nominal phase-shift is a crucial parameter during the QAB con-
verter and it plays a very important role on the performance of the
QAB converter. The current stresses on the semiconductors and in-
ductors are somehow proportional to the nominal phase-shift angle, as
derived before. Then, high angle implies in higher current stresses and
therefore losses. Additionally, during the DAB analysis, it was pre-
sented that the reactive power increases exponentially with the angle
and for ϕ > 45◦, the reactive power rises drastically. This effect can be
observed in Fig. 4.24, where the current waveforms of the LV bridge
of the QAB is presented for two different phase-shift angle. Both cases
has the same output power, i.e. average (avg) power, highlighted in
the figure. However, the reactive power increases for higher phase-shift
angle (ϕ2 in this case), as pointed out in this figure. This can be ob-
served on the DC side current (ia(dc)), where the circulating current
(negative current) is higher for ϕ2. The circulating current is defined as
the current that flows through the converter, but returns to the input
source, instead of being delivered to the load. Furthermore, the peak
current through the devices increases according to the angle, as noticed
in Fig. 4.24. It has also implications on the current effort and losses on
the semiconductors. On the other hand, if large angle is selected, the
required inductance is lower. The effect of the phase-shift angle selec-
Fig. 4.24: Current waveforms of the QAB converter, considering two differ-
ent phase shift angle, in order to show the effect on the angle on the circulating
(reactive) power and peak current.
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tion on the currents, inductance and power is presented in Fig. 4.24 as
well.
To verify the effect of nominal angle on the converter’s performance,
the current efforts on the semiconductors and inductor of both LV and
MV sides are plotted in Fig. 4.25. These graphics were plotted using
equations (4.30) to (4.43), as well as the specification presented in Table
4.3.
Fig. 4.25 (a) shows the variation of the peak current on the LV and
MV side inductors, according to the nominal phase-shift angle, while
the Fig. 4.25 (b) shows the variation of the same current as a function
of the load for different ϕ. Similarly, Figs. 4.25 (c) to (e) show the rms
and average currents on the semiconductors (intrinsic body diode and
channel) and inductors on the LV side and MV side as a function of ϕ.
As expected, high ϕ implies in higher peak and rms current on these
elements and consequently losses. Furthermore, when the power flows
from the MV to the LV, most of the current flows through the channel
of the MV side semiconductors, whereas it flows mostly through the
body diode on the LV side. Therefore, it is very important to select a
power semiconductor for the LV side with low forward drop voltage for
the body diode.
In overall, high phase shift angle implies in lower required induc-
tance, but in high reactive power and high current efforts on the com-
ponents [72]. Then, a range between 30◦ to 50◦ is desired, and in this
work ϕnom = 35
◦ is selected.
4.4.2 Losses Analysis
The losses in all components are analyzed next for the QAB converter.
Semiconductors
The standard Si-IGBT and SiC-MOSFET with blocking voltage of 1.2
kV are considered for the QAB design. The converter’s performance
with both semiconductors is compared theoretically and experimentally,
in order to verify the possible advantages of these technologies. The
semiconductors considered for this design are presented in Table 4.4,
and they can be employed in both sides of the QAB converter.
Although the converter is supposed to operate with ZVS, this char-
acteristic is achieved only during the turn-on of the switch. The semi-
conductors still turn off under hard-switching. Therefore, by using SiC-
162
4.4. Design of the QAB Converter
(a) (b)
(c) (d)
(e) (f)
Fig. 4.25: Current stresses on the QAB converter: (a) and (b) peak current
on the LV and MV inductors in function of the nominal phase-shift angle and
the output current. (c) Average and (d) rms currents on the MV side. (e)
Average and (f) rms currents on the LV side.
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MOSFETs, the QAB converter will not only take the advantage of low
RDS(on) of these devices, reducing the conduction losses considerably,
but also the low switching energy, reducing the turn-off losses. As can
be noticed, three SiC-MOSFET devices and three Si-IGBTs are consid-
ered on the design. It results in 36 combinations and then 36 designs
iterations.
The conduction losses of the MOSFETs can be generally calculated
by (4.64), and simplified to (4.65), assuming constant junction tem-
perature (TJ = 100
◦) and gate voltage (Vgs = 15V ). Similarly, the
conduction losses on the IGBT are calculated by (4.66), where VCE is
the collector-emitter voltage, while iC is the current that flows on the
device. The equation can also be simplified to (4.67), and iC becames
the semiconductor current IS .
PMOS(cond) =
1
T
∫ T
0
Rds(on) (ids (t) , TJ , Vgs) · ids2 (t) dt (4.64)
PMOS(cond) = Rds(on) · I2S(rms) (4.65)
PIGBT (cond) =
1
T
∫ T
0
VCE (iC (t) , TJ , Vgs) ·if (t) dt (4.66)
PIGBT (cond) = VCE · IS(avg) +Rf · I2S(rms) (4.67)
Tab. 4.4: Specification of the semiconductors considered in the design
SiC-MOSFET / 1.2 kV
Name Reference I Rds(on)(@150C) VF Eoff
SIC-2 C2M0040120D 30 A 84mΩ 3.3 V 0.3 mJ
SIC-2 C2M0040120D 40 A 84mΩ 3.3 V 0.3 mJ
SIC-3 C2M0025120D 90 A 43mΩ 3.3 V 0.3 mJ
Si-IGBT / 1.2 kV
Name Reference I VCE(on)(@150C) VF Eoff
IGBT-1 IHW40N120R3 40 A 2.4V 1.3 V 3.1 mJ
IGBT-2 IHW40N120R3 40 A 1.9V 1.3 V 3.1 mJ
IGBT-3 IHW40N120R3 40 A 2.4V 1.3 V 2.03 mJ
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The switching losses can be generally calculated by (4.68), where
Nsw(on) and Nsw(off) are the number of turn-on and turn-off commu-
tations, respectively, during the time interval Ts. Rg is the gate resis-
tance. It is assumed that the power devices switch always with constant
voltage, as well as constant junction temperature (TJ), Vgs and Rg.
Because of the ZVS operation, the turn-on losses are neglected, and a
simplified equation can be written as presented in (4.69). The equation
as written in (4.68) is suitable for a computer implementation, because
it is already discretized.
P(sw) =
1
Ts

Nsw(on)∑
n=1
Eon (Vce, Id, TJ , Vgs, Rg)+
Nsw(off)∑
n=1
Eoff (Vce, Id, TJ , Vgs, Rg)
 (4.68)
P(sw) =
1
Ts
Nsw(off)∑
n=1
Eoff (Id)
 = Eoff · fs (4.69)
The conduction losses are calculated replacing the equations (4.34)
to (4.41) in (4.65) and (4.67), and using the parameters of Table 4.4.
Likewise, the switching losses are calculated using the parameters of
Tables 4.3 and 4.4 in equation (4.69).
A computer-aided algorithm is used to calculate the semiconductors
losses. To verify the losses distribution and performance for different
semiconductors technologies, three devices were selected (SiC-2, SiC-3
and IGBT-1), and their losses are calculated for direct (MV to LV) and
reverse power flow (LV to MV). The results are illustrated in Fig. 4.26.
Despite of the soft-switching turn-on, the turn-off losses of the QAB
are very relevant, mainly when IGBT are employed, because of the high
switching energy compared to the SiC-MOSFETs. If SiC-MOSFET is
employed in the LV side, and assuming that the gate signal is applied to
it 6, then the current flows through the channel of the MOSFET, instead
of flowing through the body diode, because such semiconductor has the
ability of conducting reverse current. It provides lower impedance path
to the current, reducing the conduction losses. For these reason, the
diode losses on the SiC-MOSFETs devices are not relevant in Fig. 4.26.
6Using the PSM, the gate-signal is applied to the switches on the secondary side
(LV side, in this case), regardless the semiconductor type and power flow direction.
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Fig. 4.26: Power dissipation on different semiconductors for the MV and LV
side of the QAB converter, for both (direct (a) and reverse (b)) power flow
direction.
Note that, the IGBT cannot conduct current in the reverse direction,
even when gate signal is applied to it, because it has a bipolar-type
structure. Thus, the intrinsic body diode of the IGBT must conduct
the current (reverse current) on the LV side.
As expected, the performance of the QAB converter is superior when
the SiC-3 (see Table 4.4) is used in both sides, regardless the power flow
direction.
Output DC Link Capacitor
The rms current through the output capacitor is calculated by (4.70).
ICo(rms) =
√
ILPK(LV )
2
(
1− 2ϕ
3pi
)
−
(
VL
Rload
)2
(4.70)
For the DC link capacitor, the aluminum electrolytic capacitor from
EPCOS (long-life series), with 1000µF capacitance and voltage rating
of 450 V is used. This type of capacitor is chosen because of its high
energy storage density. The capacitor has an equivalent-series resistance
of RESR = 55mΩ. Because of the voltage rating of the capacitors, two
devices are connected in series to share the voltage. The losses on this
component are calculated according to
PCo = 2 ·RESR · I2Co(rms). (4.71)
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Fig. 4.27: (a) Rms current on the output DC link capacitor bank, (b)
power dissipated on the DC link capacitors, according to number of parallel
capacitors.
The rms current on the output DC link capacitors in function of the
designed ϕ, and also the losses in function of the designed ϕ for differ-
ent number of parallel capacitors are illustrated in Fig. 4.27. Parallel
capacitors are used, in order to reduce the current effort, losses and
also to provide high energy storage on the DC link, guaranteeing the
decoupling between both AC sides.
4.4.3 HFT Design
To design the HFT, different core shapes and winding construction were
considered, as presented in Fig. 4.28. For the U-shape core, two differ-
ent winding methods were considered and investigated experimentally:
concentric and sectioned. In the concentric winding, the MV coils are
mounted one over the other (see Fig. 4.28 (a)), whereas in the sectioned,
the MV coils are separated, as shown in Fig. 4.28 (b).
An algorithm was developed to assist the HFT design. In this al-
gorithm, the basic design is performed according to [122], where the
number of turns is calculated, wires are selected and so on. The fea-
sibility of implementation is verified by the window utilization factor.
Then, the core losses, wire losses and temperature rise are estimated.
For the wire losses, the skin and proximity effect are considered addi-
tionally to the DC losses. To avoid the skin effect, litz wire is used. The
losses caused by proximity effect are estimated based on [120]. For the
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Fig. 4.28: Different HFT implementations: (a) U-shape core with concentric
winding, (b) U-shape core with sectioned windings, (c) E-shape core.
Tab. 4.5: Transformer specification used for its implementation
parameters UU93 concentric UU93 Sectioned EE-80
Core losses 105 W 85 W 60 W
Wire losses 340 W 98 W 84 W
Leakage inductance (LV) 145µH 140µH 40.7µH
Winding resistance (LV) 0.146Ω 0.064Ω 0.08Ω
Leakage inductance (MV 1) 4.17µH 70.7µH 16.5µH
Winding resistance (MV 1) 0.046Ω 0.047Ω 0.072Ω
Leakage inductance (MV 2) 2.3µH 40.3µH 13.5µH
Winding resistance (MV 2) 0.036Ω 0.037Ω 0.059Ω
Leakage inductance (MV 3) 4.5µH 73.17µH 15µH
Winding resistance (MV 3) 0.049Ω 0.053Ω 0.065Ω
Mag inductance 4.46mH 4.2mH 3.2mH
Implemented HFT
Core 3 parallel cores - E 80/38/20
N◦ of turns (LV) nLV = 24
N◦ of turns (MV) nMV = 24
wires - (LV) 2000 x AWG44
wires - (MV) 90 x AWG32
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core losses, the generalized Steinmetz equation [121] is used. Finally,
the temperature is estimated according to [122], under the assumption
of natural convection cooling.
All the three types of transformers illustrated in Fig. 4.28 were
built and tested experimentally, and the main parameters and losses
were measured. The results are presented in Table 4.5. Concerning
the U-shape core, the sectioned implementation has presented much
lower wire losses, because of its lower proximity effect losses compared
to the concentric. On the other hand, the sectioned implementation
has presented a very high leakage inductance, whereas the concentric
is lower. Using the E-shape implementation, it is possible to reach
low wire losses and low leakage inductance. However, it is difficult to
achieve high isolation voltage between the LV and MV side, as desired
by the ST application. Considering these three constrains, the E-shape
core is selected to implement the HFT of the QAB converter.
4.4.4 Final Converter Design
In order to find a valuable compromise between efficiency and cost of
the QAB converter, a computer-aided based design was used and the
flowchart of the developed algorithm is shown in Fig. 4.29. The precise
cost estimation is difficult to be obtained, because it is highly dependent
on the market parameters, that can change the price over the time, like:
distributor, quantity acquired, etc. As a matter of comparison, the cost
used in this algorithm for the semiconductors were obtained directly
from the devices manufactures, i.e. Infineon Technology [138] for the
Si-IGBT and Cree Wolfspeed for SiC-MOSFET [105]. For the capacitor
and transformer cost, the cost were obtained through the well-known
distributor Mouser Electronics [139].
The algorithm starts with the basic design of the converter, as shown
in Section III, where the converter’s parameters are calculated, like:
required inductance, phase-shift angle, current efforts, etc. Then, it
selects the semiconductors and calculate their losses and cost. At this
point, there is an iteration to calculate the losses and cost for all pos-
sible combination of semiconductors. The next point is the output ca-
pacitance selection, where an iteration is performed to find the proper
number of parallel capacitors according to cost and losses. Finally, the
HFT is designed, as described in the previous section.
As a result, the theoretical efficiency of the QAB versus its cost
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for several designs performed by the algorithm is plotted in Fig. 4.30.
Three designs are highlighted in this figure: (1) lowest cost and low-
est efficiency; (2) best trade-off between cost and efficiency; (3) highest
efficiency and highest cost. The semiconductor selected in each of the
pointed-out designs is shown in Fig. 4.30, as well. As can be noticed,
the lowest cost and efficiency is obtained when IGBT are employed in
both side of the QAB converter. The device SiC-3 provides the best
performance, because it has the lowest RDS(on) (i.e. conduction losses)
and switching losses. However, it is the most expensive solution. When
SiC-2 is used in the MV and SiC-3 on the LV side of the QAB, the
efficiency decreases slightly, but the cost decreases significantly. There-
fore, this design presents the best trade-off between cost and efficiency.
The losses distribution on the components of the QAB converter for the
three highlighted designs are shown in Fig. 4.31. As can be reinforced,
even operating with ZVS during the turn-on, the power dissipated dur-
ing the turn-off is very relevant, when IGBT is used. Therefore, it is
very advantageous and recommended to use SiC-MOSFETs.
Fig. 4.29: Flowchart of the implemented algorithm used for the QAB design.
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Fig. 4.30: Results from the multi-objective optimization design algorithm:
theoretical efficiency of the QAB versus its cost for different designs.
Fig. 4.31: Losses distribution on the main devices for the three designs
highlighted: (a) lowest cost, (b) best cost-efficiency trade-off, (c) highest
efficiency.
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4.4.5 Power Stage Hardware Implementation
In order to evaluate the converter performance experimentally and ver-
ify the validity of the presented design procedure, a prototype was built
and tested.
From the previous design methodology, the QAB converter presents
the best cost for the design (1) and the best cost-benefits for the de-
sign (2), (see Fig. 4.30). Therefore, both combination are used on
the construction and test of the prototype, in order to verify the accu-
racy of the theoretical analysis obtained from the design, as well as to
evaluate experimentally the performance of the converter with different
semiconductors technologies.
The imperfect construction of the transformer might causes devi-
ation of the leakage inductance values of the MV side windings, i.e.
Lbleak 6= Lcleak 6= LDleak . To reduce this effect, external inductor
should be used on the MV side, resulting in L(b,c,d) = L(b,c,d)leak +Lext.
To reach the desired inductance value of 75µH seen by the LV side,
three additional inductors of 35µH are used in MV side (resulting in
35µH/3 = 11.6µH seen by the LV side). These additional inductors
associated to the leakage inductance of the HFT result in the desired
inductance value. Fig. 4.32 shows the block diagram of the schematic
used to test the converter. For simplicity’s sake, the converter was
tested with reverse power flow, where a single DC power supply was
used on the LV side and three loads were connected to the MV side.
Fig. 4.33 shows the picture of the prototype, where the cells of the
CHB associated to the QAB converter are observed, sharing the same
cooling system.
Fig. 4.32: Scheme of the tested prototype, presenting its connection to the
loads and source.
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Fig. 4.33: Picture of the implemented 20 kW QAB converter hardware
prototype
4.4.6 Experimental Results
The experimental results were obtained for the converter operating in
steady-state with balanced power, i.e. equal power processed by the MV
cells, as well as for unbalanced condition, where the main waveforms
were saved. Additionally, the efficiency curve of the QAB is obtained
and discussed, when Si-IGBT (design 1) and SiC-MOSFETs (design 2)
are used. The results are summarized in Fig. 4.34 to Fig. 4.43.
I Power balanced operation
The results were firstly obtained with the converter operating in
steady-state, power balance and nominal load condition.
Fig. 4.34 shows the currents on the LV cell (iLa) and MV cells (iLb,
iLc, iLd). In this result, the balanced operation of the QAB converter
is noticed, where each MV cell processes the same amount of power.
Similarly, Fig. 4.35 shows voltage and current on the AC side of the
MV bridge (vLb and iLb) and LV bridge (vLa and iLa), where the phase
shift operation between these bridges is observed. These waveforms are
in accordance with the theoretical one shown in Fig. 4.13.
The commutation of the switches for the LV and MV sides are pre-
sented from Fig. 4.36 to Fig. 4.39. Fig. 4.36 shows the current and
voltage on the LV side semiconductor (s1a), where soft-switching opera-
tion is verified. The detail of the current and voltage waveforms during
the commutation of this switch is illustrated in Fig. 4.37. As expected,
the semiconductor turns on in ZVS and turns off under hard-switching.
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8 sμ
Fig. 4.34: Experimental results: inductor current waveforms on the LV side
(iLa) and MV side (iLb, iLc and iLd) of the QAB converter.
8 sμ
Fig. 4.35: Voltage and current waveforms on the LV side (vLa, iLa) and MV
side of the QAB (vLb, iLb) converter.
However, the constant current imposed by the inductance during the
dead-time of the switches discharges the output capacitance of the
switch (s1a), while charges the capacitance of the respective switch of
the leg, (i.e. s2a), implying in a commutation losses reduction (almost
ZVS operation). This feature is obtained only when SiC-MOSFETs are
used. This phenomenon can be seen in Fig. Fig. 4.37 (b).
Likewise, the current and voltage on the MV side semiconductor
(s1b) are illustrated in Fig. 4.38, while the detail of the current and
voltage waveforms are depicted in Fig. 4.39. The same effect described
for s1a is also observed in the MV side switch s1b.
174
4.4. Design of the QAB Converter
8 sμ
Fig. 4.36: Commutation of the LV side semiconductor (s1a).
1 sμ 200ns
Fig. 4.37: Detail of the commutation of the LV side semiconductor (s1a):
(a) turn on and (b) turn off of the semiconductor.
To verify the soft-switching operation of the QAB converter for dif-
ferent power range, the commutation of the LV side semiconductors
were evaluated during the light load operation of the converter. The
current and voltage waveforms were saved in this operation condition
and this result is illustrated in Fig. 4.40. The detail of the commutation
is presented in Fig. 4.41. The total power transferred in this condition
is around 2.5 kW, i.e. around 13% of the nominal power. As can be
observed in this figure, the soft-switching operation is still achieved in
this condition. This result was already expected, since the input and
output voltages are constant and the soft-switching should be achieved
for the entire range of load.
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8 sμ
Fig. 4.38: Commutation of the MV side semiconductor (s1b).
1 sμ 1 sμ
Fig. 4.39: Detail of the commutation of the MV side semiconductor (s1b):
(a) turn on and (b) turn off of the semiconductor.
I Efficiency Evaluation
The efficiency curve as a function of the output power is shown in
Fig. 4.42. This curve was obtained experimentally using the high preci-
sion power analyzer WT1800 from Yokogawa (basic power accuracy of
0.02%). As can be seen, the converter has achieved a peak efficiency of
94.28% at a power level of around 8 kW, when IGBT are used (design
1), while at nominal load the converter has achieved around 93.4% of
efficiency. For the design 3 (using SiC-MOSFETs), the converter has
achieved a peak efficiency of 97.5% at 8.5 kW of output power, and
an efficiency of 97% at nominal load. It is a remarkable result, since
the maximum efficiency reported in previous works for this kind of con-
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8 sμ
Fig. 4.40: Commutation of the LV side semiconductor (s1a), considering
light load operation of the converter.
1 sμ1 sμ
Fig. 4.41: Detail of the commutation of the LV side semiconductor (s1a),
considering light load operation of the converter.: (a) turn on and (b) turn
off of the semiconductor.
verter was around 92% [86, 91]. Consequently, the efficiency presented
in this work can be considered the highest obtained so far for the MAB
converter. It testify the high performance of such converter, enabling
its application in ST system.
Comparing the semiconductors technologies, the use of SiC-MOSFETs
results in a losses reduction of 57% at 8 kW (increasing the efficiency
in 3.3%) and a losses reduction of 56.1% at 12 kW (increasing the ef-
ficiency in 3%). These results confirmed the optimum design of the
converter, as well as the high potential of the SiC technology in this
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application.
I Power unbalanced operation
As described in Chapter 1 and 2 of this thesis, the HEART project
intends to improve the system’s lifetime by means of the power routing
technique explained in [48]. To so do, the selected ST architectures
must allow the implementation of such technique efficiently. According
to this technique, the lifetime of a power converter is seriously dete-
riorated by the high operation temperature, which is related to the
power processed by it. It means that reduction of the converter’s power
level implies in temperature reduction and lifetime extension. Starting
from the premises that the temperature can be measured and the age
of the individual modules can be estimated through an advanced prog-
nostic system, the control system can then take the decision to reduce
or increase the power processed by a specific module, according to its
lifetime. As the modular ST architecture is composed by several mod-
ule, the most aged modules should process less power, while the less
aged ones should process more power, in order to maintain the required
output power. More detail is described in [48].
To enable the implementation of such technique in the ST, assuming
Fig. 4.42: Efficiency curve as a function of the output power of the converter
obtained experimentally when SiC and IGBT are used.
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that the QAB is used as the basic cell, the QAB converter must be able
to process different amount of power in their MV cells. Consequently,
this operation condition is evaluated next.
An unbalanced operation was forced, where the MV bridges were
subjected to different power levels. The result is presented in Fig. 4.43,
where the voltage on the MV cell (vLb) and three MV cell currents
(iLb, iLc, iLd) are presented for balanced (Fig. 4.43 (a)) and unbal-
anced (Fig. 4.43 (b)) power. As can be noticed, the unbalanced power
condition distorts the current shape, but the soft-switching features is
not affected.
Summary
The MAB converter can offer a valuable trade-off between cost and
efficiency when used as a basic module of the ST system. Besides cost
and efficiency, this converter has enough degree of freedom to control
the currents and voltages, contributing to enhance the stability of the
overall system. Multiples functionalities can be implemented in the ST
if the QAB is used as a basic module with proper control strategies.
In this sense, this converter has been analyzed and designed in this
chapter.
The MAB can have several operation modes, according to the power
flow direction and voltage level of each bridge, making its general anal-
ysis very extensive. On the other hand, in ST application, the MAB
has restricted operation modes with regard to the voltage level, power
8 sμ8 sμ
Fig. 4.43: Main voltage (vLb) and currents (iLb, iLc and iLd) MV side
waveforms of the QAB obtained experimentally for: (a) balanced and (b)
unbalanced power conditions.
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flow, etc. Then, its analysis is simplified and it becomes very similar
to the DAB converter’s analysis. Then, the DAB converter is analyzed
first and the possible modulation strategies are presented. Among then,
the PSM and the TCM modulation are highlighted. For this reason,
the MAB converter operating with both modulation strategies is ana-
lyzed and compared. The TCM was extended to the MAB converter
for the first time, as an additional contribution of this work, where
the theoretical analysis was presented. Comparing both modulation
strategies, the PSM offers more advantages for the MAB used in ST
application, because it provides reduced current stresses on the semi-
conductors, inductors and transformer. In contrast to the TCM, the
PSM is also simpler to implement and the soft-switching features does
not depend on the converter parameters, as the inductance for instance.
For these reason, the PSM should be adopted for QAB converter in ST
application.
To design the converter for reaching high efficiency with accept-
able cost, a multi-objective optimization algorithm was developed. The
losses on the components were modeled and a database with the cost
and electric characteristics of each component was created. The algo-
rithm combines these parameters in order to find the optimum point
for cost, efficiency and the best trade-off between them. Besides that,
SiC-MOSFETs and Si-IGBT were considered on the design of the con-
verter. Using the parameters calculated during the design, a 20 kW
prototype was build and tested. The experiments have shown an out-
standing efficiency result of 97.5%, which is the highest obtained so
far for this kind of converter. It testifies the high performance of such
converter, enabling its application in ST system. Furthermore, the ef-
fectiveness of the proposed design is demonstrated, since the analytical
and experimental efficiency values have a good agreement.
Regarding the converter’s performance with different semiconduc-
tors technology, it was verified that the SiC-MOSFETs is more advan-
tageous, due to its low energy losses, almost ZVS operation (during
the switch turn-off) and the conduction of the reverse current through
the channel, instead the diode, reducing the conduction losses. Con-
sequently, the use of SiC-MOSFETs reduced the converter’s losses in
around 57%, compared to the IGBT. These results demonstrate the
feasibility of this technology is such application.
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The numerous options of power converters and parameters involvedin the ST architecture make its optimum design an ambitious
goal. A deep analysis must be carried out from component level, go-
ing on through converter level, up to system level. In Chapter 2, the
topologies have been discussed and analyzed. Among several options,
the CHB is selected for the MV side of the ST, while the MAB and
SRC have been highlighted. Beside the topologies choice, analysis and
design of the MAB and SRC converters, including their components,
have been presented in Chapter 3 and Chapter 4, respectively. In those
chapters, the design from the component level up to converter level was
carried out, where modulation and operation modes, optimum param-
eters selection and components selection of the converters have been
presented. Therefore, in the current chapter, the ST architecture will
be analyzed and discussed from the system level perspective. The anal-
ysis and design of the CHB is presented herein and the optimum number
of modules is derived. Furthermore, different ST configurations based
on MAB converter are analyzed and compared in terms of cost and
performance.
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5.1 Trade-off: Number of Modules versus
Semiconductor Blocking voltage
The number of modules or the semiconductor voltage rating of the
MV side is one degree of freedom during the ST design. Once one
is selected, the other is automatically determined. Nevertheless, this
decision has a crucial impact on the system’s performance and cost, and
therefore the optimum number of modules is still questionable. In the
modular approach, the modules share the voltage of the MV side among
them, and the voltage over each module and their semiconductors are
determined considering the number of modules and the total MVDC
link voltage. Indeed, the number of modules is selected from the MV
side viewpoint.
Currently, the IGBT devices commercially available have blocking
voltage in the range of 1.2 kV to 6.5 kV. Normally, around 60% of
the blocking voltage rating of the device can be utilized, to avoid the
cosmic-ray induced failures. It means that using this sort of device, the
maximum module voltage is 3.9 kV (when 6.5 kV IGBTs are used),
demanding at least three modules to share properly the MVDC, in case
of grid voltage of 10 kV. The usual ST specification has been presented
in Chapter 2, and it is presented again in Table 5.1. Considering the
power and voltage levels involved in the power conversion, the resulting
current on the MV side is relative low, i.e. around 40 A to 100 A.
In fact, IGBT with current rating in the range of 75 A to 150 A can
be surely adopted. Nonetheless, most of the HV IGBT commercially
available (i.e. those with blocking voltage rating above 1.7 kV) are
rated for higher current, implying in over-design, and they are costly.
In contrast, the low voltage rating IGBTs (up to 1.7 kV) have lower
cost, better performance and provides wide range of options.
Besides the semiconductor blocking voltage, the choice of the num-
ber of modules is constrained by fault tolerance capability, the system
complexity, the number of components, and the rated power of the
modules. All these parameters influence the cost, reliability, efficiency,
and system complexity. On one hand, if a large number of modules is
selected, lower blocking voltage semiconductors can be used in the MV
side and there is more degree of freedom to implement fault tolerance
schemes, contributing for increasing the system’s availability. Further-
more, in virtue of the larger number of levels, the filter size and EMI
emission are reduced. On the other hand, the total number of parts (in-
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Tab. 5.1: Electric distribution grid specification of different countries
Country MV grid Config LV grid Rated power Grid freq
(kV) (V) (MVA) (Hz)
Germany 10 3 wires 400 1 50
USA 12.47 4 wires 120 8.6 60
China 10 3 wires 380 2 50
Japan 6.6 3 wires 400 1 60/50
Brazil 13.8 3 wires 380 3 60
Fig. 5.1: Evaluation of the selection of the number of modules on the sys-
tem’s parameters.
cluding the auxiliary power supply, drivers, and communication) and
system complexity related to the communication system between the
several cells increase considerably. Fig. 5.1 shows how the number of
modules affects the main parameters of the ST system.
In order to establish the optimum number of modules, the ST ar-
chitecture is analyzed and designed from the system level viewpoint,
where the losses and cost are computed considering different number of
modules. As the selection of the number of modules is carried out from
the MV side, the CHB and the DC-DC converter must be analyzed, in
order to derive the convenient equations to determine the main com-
ponents and calculate their losses. The DC-DC converters have been
already analyzed in the previous chapter and the CHB is analyzed next.
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5.2 Cascaded H-Bridge Converter Analy-
sis
The CHB converter is implemented by series connection of the H-bridge
cells, as presented in Fig. 5.2. It is responsible for converting the MVAC
in DC, that are split among their modules. Hence, there is no single
MVDC link in this topology, but several LV DC links connected to
the DC-DC converters. In this work, the sum of the individual DC
link voltages per phase is defined as the total MVDC link of the CHB,
as a matter of nomenclature. Then, the CHB is in charge to control
the input current (controlling the active and reactive power exchanged
with the grid), the total MVDC link, as well as the individual MVDC
link. For the sake of the star connection between the phases, the total
MVDC link is calculated considering the line-to-neutral voltage of the
grid. It offers advantages, because less modules can be used, for a
given semiconductor voltage rating, as discussed later. To modulate the
Fig. 5.2: Topology of the three-phase CHB converter and the detail imple-
mentation of the module, including the DC-DC converter.
184
5.2. Cascaded H-Bridge Converter Analysis
converter, many different strategies can be adopted, but the phase-shift
offers more benefits [56–60, 64] with respect to the losses distribution
on the semiconductors and AC filter size reduction. Furthermore, the
operation and control scheme is very simple when this modulation is
employed.
The converter has been investigated and analyzed in previous works
[64,66]. In addition, a brief analysis was presented in Chapter 2, where
the requirement to select the capacitors was introduced. Then, the aim
of this section is to design the CHB considering the ST specification,
and identify and select the optimum parameters to maximize the per-
formance, while reducing cost. Therefore, the existing analysis is used
as a basis of this work [64,66]. For the analysis, it is considered the unit
power factor and power flowing from the AC to DC side, as represented
in Fig. 5.2 and Fig. 5.3. Consequently, the grid voltage and current
are defined by (5.1) and (5.2), respectively. To size the components and
compute their losses, the current stress on the main power components
are computed in function of the main parameters of the converter. The
main waveforms of the converter are depicted in Fig. 5.3, and they are
used to calculated the current stresses on the semiconductors.
va(t) = Va(pk) · sin (ωt)
vb(t) = Vb(pk) · sin (ωt− 3pi/2)
vc(t) = Vc(pk) · sin (ωt+ 3pi/2)
(5.1)

ia(t) = Ia(pk) · sin (ωt)
ib(t) = Ib(pk) · sin (ωt− 3pi/2)
ic(t) = Ic(pk) · sin (ωt+ 3pi/2)
(5.2)
5.2.1 Semiconductors Design
The instantaneous current through the semiconductor s1 can be calcu-
lated by (5.3), where δS1 is the switching function of the semiconductor
and ia(t) is the grid current, as defined in Fig. 5.3. The switching func-
tion represents the switching state of the semiconductor, i.e. δS1 = 1
when the switch is on, and δS1 = 0, when the switch is off.
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Fig. 5.3: (a) Equivalent single phase topology of the CHB used for the
analysis and (b) its main waveforms.
iS1(t) = δS1ia(t) (5.3)
Applying the local average value definition in the switching function
during one switching period, the duty-cycle of the semiconductor s1 is
determined and given by dS1 = 〈δS1〉TS . The duty-cycle of each leg of
the converter is calculated by (5.4), considering the grid period and the
three-phase system. In this equation, m is the modulation index and
d0 is the zero sequence component of the three-phase system.
da(t) = m [sin (ωt) + do]
db(t) = m [sin (ωt− 3pi/2) + do]
dc(t) = m [sin (ωt+ 3pi/2) + do]
(5.4)
The average current through the semiconductor s1 for one grid pe-
riod is calculated by the mean value definition presented in (5.5), while
the rms value is calculate by (5.6).
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IS1(avg) =
1
2pi
∫ 2pi
0
dS1ia(t)dt (5.5)
IS1(rms) =
√
1
2pi
∫ 2pi
0
[dS1ia(t)]
2
dt (5.6)
In these equations, dS1 represents the duty-cycle of the switch s1,
but only when the channel is conducting, while dD1 represents the con-
duction through the diode. Both duty-cycles can be rewritten in terms
of duty-cycle of the leg, as presented in (5.7) and (5.8).
dS1 =
da (t) 0 < ωt < pi
0 pi < ωt < 2pi
(5.7)
dD1 =
1− da (t) 0 < ωt < pi
0 pi < ωt < 2pi
(5.8)
Thus, replacing (5.7) in (5.5) and (5.6), the average and rms values
of the current on the switch s1 are obtained, as presented in (5.9) and
(5.10), respectively.
IS1(avg) = Ia(pk)
(
1
2pi
− m
8
)
(5.9)
IS1(rms) = Ia(pk)
√
1
8
− m
3pi
(5.10)
Similarly, the average and rms current on the diode D1 are calcu-
lated by (5.11) and (5.12), respectively.
ID1(avg) = Ia(pk)
(
1
2pi
+
m
8
)
(5.11)
ID1(rms) = Ia(pk)
√
1
8
+
m
3pi
(5.12)
Then, the current stresses on the semiconductors are summarized
in Table 5.2, considering unit power factor, and positive and negative
power flow cases.
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Tab. 5.2: Current stresses on the CHB converter
Direct power flow Reverse power flow
Channel current
avg IS1(avg) = Ia(pk)
(
1
2pi
− m
8
)
IS1(avg) = Ia(pk)
(
1
2pi
− m
8
)
rms IS1(rms) = Ia(pk)
√
1
8
− m
3pi
IS1(rms) = Ia(pk)
√
1
8
− M
3pi
Diode current
avg ID1(avg) = Ia(pk)
(
1
2pi
+
m
8
)
ID1(avg) = Ia(pk)
(
1
2pi
+
m
8
)
rms ID1(rms) = Ia(pk)
√
1
8
+
m
3pi
ID1(rms) = Ia(pk)
√
1
8
+
m
3pi
5.2.2 Capacitor Sizing
As discussed in Chapter 2, the most severe criteria that must be at-
tended during the capacitor sizing is concern to the oscillating instan-
taneous power resulted by the sinusoidal voltage and current multipli-
cation, implying in a 2nd order harmonic. Thus, using the amount of
energy associated with the instantaneous power oscillation, the capac-
itance is calculated by (5.13), where S is the total apparent power of
the CHB converter [65,66].
Cmin =
S
fs
(
VC∆VC −∆VC2
) (5.13)
5.3 Optimum Number of Modules
To define the optimum number of modules per phase of the ST, the
system is analyzed from the MV side, where the losses and cost of the
components are computed. The MV side module is composed by the
CHB cell and the primary side bridge of the DC-DC converter, as shown
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Fig. 5.4: Implementation of the MV side of the power unit, including the
components considered on the cost analysis of the module.
in Fig. 5.2 (b). The implementation of such module is presented in Fig.
5.4, where auxiliary components, like gate driver unit (GDU), auxiliary
power supply (APS) and communication and local control unit (CCU)
are included. Despite these elements do not contribute to the system
losses, they play an important role in the system’s cost, mainly when
many modules are used. Therefore, 4 dual GDU, 1 CCU and 1 APS,
used to feed all the auxiliary peripherals of the module, are considered
in each MV module, as illustrated in Fig. 5.4. The module comprises
as the main power devices 8 power semiconductors and the capacitor
bank, which are responsible for the system losses and the majority of the
cost. Thus, their losses are modeled according to the number of modules
and their cost are calculated from the system perspective. Finally, a
single heatsink for each module is considered7, which increases also
significantly the cost. For the aforementioned reasons, each of these
described items are analyzed and discussed during the selection of the
optimum number of modules.
Regardless of the adopted DC-DC converter (either MAB or SRC),
the module implementation shown in Fig. 5.4 remains the same, as well
as its cost. In this analysis, the MAB converter is used as the DC-DC
stage, because of its higher control performance and economic benefits,
that will be discussed later in this chapter.
7All semiconductors of the MV module (including those from CHB and DC-DC
stage) are attached to the same heatsink.
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Tab. 5.3: IGBT devices considered during the analysis of the optimum
number of modules - HV IGBT
6500 V
PN I Cost VCE(on) Eon/off td(on)/tr td(off)/tf Vf
(A) ($USD) (V) (mJ) (ns) (ns) (V)
QID6508001 85 689 5.6 460/500 - - 4.2
4500 V
PN I Cost VCE(on) Eon/off td(on)/tr td(off)/tf Vf
QID4515001 150 740 4 600/450 1500/500 3500/1200 5.6
3300 V
PN I Cost VCE(on) Eon/off td(on)/tr td(off)/tf Vf
QID3310006 100 539 4 250/180 800/160 3200/1300 2.55
QID3310006 200 410 4 335/ 275 800/160 3200/1300 2.55
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Tab. 5.4: IGBT devices considered during the analysis of the optimum
number of modules - LV IGBT
1700 V
PN I Cost VCE(on) Eon/off td(on)/tr td(off)/tf Vf
CM75DY-34A 75 119 2.15 20/34 200/150 550/350 3
CM150DX-34SA 150 147 2.15 26/46 400/100 700/600 2.7
CM200DX-34SA 200 174 2.15 28/56 400/100 700/600 2.7
CM300DX-34SA 200 242 2.15 48/76 500/100 800/600 2.7
1200 V
PN I Cost VCE(on) Eon/off td(on)/tr td(off)/tf Vf
CM75DU-24F 75 98.55 1.9 - 100/50 400/300 3.2
CM100DU-24H 100 99 2.85 - 100/200 300/350 3.2
CM150DY-24A 150 141 2.4 - 130/100 450/350 3.8
CM200DX-24S 200 145 2 30.7/21.5 800/200 600/300 1.7
CM300DX-24S1 300 138 2 26.7/35.7 800/200 600/300 2
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Tab. 5.5: SiC MOSFETs considered during the analysis of the optimum
number of modules
1700 V
PN I Cost RDS(on) Eon/off td(on)/tr td(off)/tf Vf
(A) ($USD) (V) (mJ) (ns) (ns) (V)
C2M0045170D 72 76 90 2.1/0.86 65/20 48/18 3.6
1200 V
PN I Cost VCE(on) Eon/off td(on)/tr td(off)/tf Vf
C2M0025120D 90 61 43 1.4/0.3 14/32 29/28 3.1
C2M0040120D 60 29 84 1/0.4 15/52 26/34 3.1
C2M0080120D 40 14.55 208 - 12/18.4 23.3/13.6 3.1
1
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5.3.1 Power Semiconductors
The number of modules defines the blocking voltage rating of the semi-
conductors employed on the MV side and the power device can be
selected based on the blocking voltage criteria. Considering an vol-
tage utilization factor of ku = 0.6, i.e. 60% utilization of the blocking
voltage rating of the IGBT, and a grid voltage of 10 kV, the required
semiconductor voltage rating as a function of the number of modules is
presented in Fig. 5.5 (a). As can be observed, if commercial devices are
employed, three modules or more need to be used. Otherwise, special
semiconductors (as those used in [34, 37]) are required, as pointed out
in Fig. 5.5 (a). On the other hand, these semiconductors are avail-
able only for research purpose, and then they are not considered in this
work.
Commercial IGBT are the usual choice for this voltage level. Never-
theless, the SiC MOSFETs have been more and more applied to higher
voltage, because of its high performance with reasonable price. These
devices are normally rated up to 1.7 kV [105], but its great demand in
higher voltage application motivated the development of higher blocking
voltage devices. Currently, the Wolfspeed/CREE company has devel-
oped a 3.3 kV SiC MOSFETs, which is in test phase [103, 105], and it
is about to be launched. Consequently, this sort of semiconductors are
very suitable for ST application, as demonstrated in chapters 3 and 4,
and they are highlighted in Fig. 5.5 (a).
To determine the optimum number of modules, an investigation tak-
ing the cost and performance into account is realized. To do so, IGBT
from the market leader Powerex Power Semiconductor/Mitsubishi Power
Semiconductors, as well as SiC MOSFETs from Wolfspeed/CREE, also
market leader in this segment, are considered. The devices used in this
analysis are presented in Table 5.3 and Table 5.5. The precise cost
estimation is very difficult to be obtained, because it is highly depen-
dent on the market aspects, that can change the price over the time,
like: distributor, quantity acquired, etc. An approach correlating the
semiconductor cost with the chip size has been presented in [140, 141].
It is very valid for comparison purpose, although the value does not
match the market price. Conversely, the price obtained directly from
the manufacture or distributor, would offer a more realistic view of the
system cost. Therefore, the last approach is used in this work, where
the price of the IGBTs were acquired directly from the manufacture (i.e.
Powerex Power Semiconductor), while the SiC MOSFETs price were
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collected from the well-known distributor Mouser Electronics (consid-
ering 1k pieces). The semiconductors prices are presented from Table
5.3 to Table 5.5. Although the values might differ from those obtained
from companies, it is still valid for comparison purpose.
Considering the required semiconductor device for a given number
of modules, as show in Fig. 5.5 (a), and using the prices provided in
Table 5.3, the total cost of the IGBTs for the whole ST architecture is
estimated as a function of the number of modules as a first analysis,
and it is shown in Fig. 5.5 (b). The lowest cost is archived when 9
modules are adopted, in which 72 semiconductors with blocking voltage
of 1.7 kV are required. Although a significant amount of devices are
used, the cost of the 1.7 kV IGBT is considerably low. As a matter
of fact, the IGBT cost has a substantial increment according to its
voltage rating (considering the same current rating), while it increases
slightly according to the current rating (for the same voltage rating).
This is presented in Fig. 5.6 (b), where the values from Table 5.3 were
used to plot this graphic. Consequently, high voltage IGBTs implies in
greater cost. This cost behavior is not established by the technology
manufacturing process, but also by the market aspects. The Fig. 5.6
(a) shows the cost of the semiconductors of the ST system in function
of the number of modules, when different semiconductors technologies
(not only IGBT) are used. Three main cases are plotted in this graphic:
IGBT adopted in both MV and LV side, SiC MOSFETs adopted in the
LV side and IGBT in the MV side, and finally SiC MOSFETs used in
both LV and MV sides. For every case, the minimum cost is obtained
for a system comprised by 9 modules.
The main equations to determine the components of the CHB con-
verter have been derived in previous section, while the equations of the
DC-DC converter have been presented in Chapter 4. Using them, the
converters can be designed and their losses estimated. These equations
are summarized again in Table 5.7 and Table 5.8.
5.3.2 Capacitor Bank Sizing
Similarly to the semiconductors, the capacitor bank is one of the most
important elements on the modules and then it must be accurately de-
signed. To define the required capacitance, equation (5.13) is used. To
implement the capacitor bank, metalized electrolytic type capacitor or
film type capacitor can be used. The first one is usually rated for lower
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Fig. 5.5: (a) Required semiconductor voltage rating in function of the num-
ber of modules and (b) estimated cost of the IGBT’s for the whole ST archi-
tecture in function of the number of module.
Fig. 5.6: (a) Estimated cost of the semiconductors (Si-IGBT and SiC-
MOSFETs) for the whole ST architecture in function of the number of mod-
ule and (b) cost variation of the IGBT according to the voltage rating (for
a given current rating) and according to the current rating (for the same
voltage rating).
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Tab. 5.6: Capacitors considered for the analysis of the optimum number of
modules
Electrolytic
PN V Capacitance (µF ) Cost ($USD) RSE(mΩ)
B43520B5108M000 0.45 1000 26.13 15
Film
B32778J1127K000 1.3 120 69.26 15
B25620B1227K321 1.32 220 50.99 15
B25620B1706K981 1.98 70 45.06 15
B25620B1297K983 1.98 295 109.81 15
Fig. 5.7: Implementation of the capacitor bank of the MVDC link: (a)
circuit implementation and (b) physical implementation in the circuit.
voltage (up to 600 V) with high capacitance, while the second one has
normally high voltage rating (over 1 kV), but low capacitance. Al-
though the electrolytic capacitors have high energy density, its intrinsic
resistance is very high, because of its constructive structure. Therefore,
to avoid high losses, parallel devices are generally used. Among the
possible options, devices from EPCOS/TDK were considered, which
is one of the biggest company in this sector. The devices used in the
analysis are presented in Table 5.6.
Initially, the required capacitance is calculated and each device from
Table 5.6 is combined in parallel or series, as shown in Fig. 5.7, until
reaching the required voltage and capacitance. After that, the cost and
losses of the capacitor bank is calculated. The device that provides the
lowest cost is chosen.
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5.3.3 Cooling System Design
A single cooling system is used per module, where the semiconductors
of the CHB and the semiconductors of the primary side of the DC-DC
converter are attached to it. The air forced cooling system is used. The
required volume of the heatsink is calculated in order to maintain a
maximum junction temperature of the semiconductor in TJ = 125
◦C,
considering an ambient temperature of Ta = 50
◦C. Following the pro-
cedure described in [142–145], the total thermal resistance between the
junction and the heatsink surface is calculated by
RHS =
TJ − Ta
Plosses
, (5.14)
where Plosses is the total losses of all semiconductors attached to the
heatsink. To define the required volume of the heatsink, the Cooling
System Performance Index (CSPI) introduced in [142] can be applied.
The CSPI characterizes the performance of a given cooling system (or
heatsink profile) in terms of power dissipation capability per volume,
considering a certain temperature difference. In other words, the CSPI
can be understood as a volumetric thermal conductivity and it corre-
lates the volume and the thermal resistance of the heatsink, as presented
in (5.15).
VHS =
273
CSPI ·RHS (5.15)
This approach is very useful for cost and performance comparison
purpose, because assuming a constant CPSI means that the cooling
system performance will be the same for every number of module, and
only the heatsink volume changes according to the power dissipated
in each case. The cooling system cost is directly proportional to the
volume, which will change considering the number of modules. As the
cost and volume of the heatsink are correlated proportionally, a cooling
cost constant KHScost
[
USD/dm3
]
can be defined as
KHScost =
CostHS
VHS
(5.16)
Using a constant value of KHScost and CSPI regardless the number
of module, the performance will then be constant and only the cost will
change according to the number of module. As reported in [140, 142],
for a standard forced air cooling system, the CSPI can be assumed
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as CSPI = 10 W/
(
Kdm3
)
. A suitable heatsink profile that can be
used on the power module of the ST is the LA V 22 from Fischer
Elektronik [146]. The cost of such heatsink profile was obtained directly
from the manufacturer Fischer Elektronik, resulting in a KHScost =
0.059
[
USD/dm3
]
. Finally, the cooling system is designed for each
number of modules using equations (5.14) to (5.16) and considering the
value of CSPI and KHScost presented before.
5.3.4 Auxiliary Components
The auxiliary components will interfere only on the cost of the sys-
tem, according to the number of modules. Each module has 4 GDU,
1 APS and 1 CCU, which constant price are considered for them, in-
dependently of the voltage specification of the semiconductor or DC
link voltage. For the GDU and APS, constant cost of 100 $ USD is
presumed, while 10 $ USD for the CCU is assumed.
5.3.5 Optimum Number of Modules: Cost vs Per-
formance
Taking into account of the aforementioned considerations with respect
to the losses and cost calculation, a computer-aided based design is
used, where an algorithm to size the components and to calculate their
cost and losses was developed. The flowchart of the implemented al-
gorithm is presented in Fig. 5.8, where the specification of the ST
system presented in Table 5.1 for Germany is used. Apart from that, a
switching frequency of fs(CHB) = 5 kHz, modulation index of m = 0.8
and ku = 0.6 are considered for the CHB, while switching frequency of
fs(dc) = 20 kHz and ku = 0.6 are assumed for the DC-DC converter.
In this algorithm, the specification of the system is provided, and it
starts the design considering the lowest number of module, i.e. Nmod =
3. Then, the capacitor bank is designed, and the losses and cost es-
timated as presented in subsection 4.2. Likewise, the semiconductors
are selected, while their losses and cost are estimated according to the
subsection 4.1. Then, the DC-DC converter is designed, and the cost
and losses are obtained. Subsequently, the cooling system is calculated
according to subsection 4.3. Finally, the total losses and cost of the
module are obtained and plotted, considering also the auxiliary com-
ponents. Thereafter, the procedure is repeated, considering the next
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Fig. 5.8: Flowchart of the implemented algorithm used to design the ST
and estimate the losses and cost according to the number of modules.
number of module (in this case Nmod = 4), until Nmod = 15. The
design was performed considering IGBT and SiC-MOSFETs separated.
First, the results obtained for IGBT are discussed and later for the
SiC-MOSFETs.
As a result from the design, the cost per module is obtained and
plotted as a function of the number of modules, as presented in Fig.
5.9, while the total system cost per phase versus the number of modules
is plotted in Fig. 5.10. As expected, modules based on higher blocking
voltage rating IGBTs are more expensive than those with lower voltage
rating devices, because of the cost of the component. The only excep-
tion is detected for the 6.5 kV IGBT, which are cheaper than the 4.5
kV IGBT, mainly because of the current rating (see Table 5.3). Consid-
ering the total number of modules per phase depicted in Fig. 5.10, the
optimum number with respect to the cost is Nmod = 9, in which 1.7 kV
IGBT are used. It is explained by the low cost of the 1.7 kV, besides
the reasonable quantity of modules. While the cost variation from 1.2
kV to 1.7 KV IGBT increases only slightly, the cost difference between
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1.7 kV and 3.3 kV is large. In addition, many more modules are re-
quired when 1.2 KV IGBT are used, increasing the total system cost.
Therefore, the minimum cost for the system is obtained when 1.7 kV
Tab. 5.7: Equation used for the ST architecture design
DC-DC Design
Required inductance Leq =
VMVL
2pifsn (S/Nmod)
ϕnom
(
1− |ϕnom|
pi
)
Peak current IL(pk) =
VL −
√
V 2L − 8Leqfsn(S/Nmod)
4kLeqfs
Semiconductors current stresses - DC-DC
Channel rms current IS5(avg) =
IL(pk)
2n
(
1− 3ϕ
4pi
)
Channel avg current IS5(rms) =
IL(pk)
n
√
1
2
(
1− 5ϕ
12pi
)
Diode rms current ID5(avg) =
IL(pk)
n
ϕ
8pi
Diode avg current ID5(rms) =
IL(pk)
n
√
ϕ
12pi
Capacitor Bank
Minimum capacitance Cmin =
S
fs
(
VC∆VC −∆VC2
)
Semiconductors current stresses - CHB
Channel rms current IS1(avg) = Ia(pk)
(
1
2pi
− m
8
)
Channel avg current IS1(rms) = Ia(pk)
√
1
8
− m
3pi
Diode rms current ID1(avg) = Ia(pk)
(
1
2pi
+
m
8
)
Diode avg current ID1(rms) = Ia(pk)
√
1
8
+
m
3pi
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Tab. 5.8: Equation used for the ST architecture design and losses calculation
Semiconductors losses
Cond MOSFETs PMOS(cond) =
1
T
∫ T
0
Rds(on) (ids, TJ , Vgs) ids
2 (t) dt
Cond IGBT PIGBT (cond) =
1
T
∫ T
0
VCE (iC , TJ , Vgs)if (t) dt
Switching losses P(sw) =
1
T

Nsw(on)∑
n=1
Eon (Vce, Id, TJ , Vgs, Rg)+
Nsw(off)∑
n=1
Eoff (Vce, Id, TJ , Vgs, Rg)

Cooling system design
Thermal resistance RHS =
TJ − Ta
Plosses
Volume VHS =
273
CSPI ·RHS
Cost Cost(HS) = KHSVHS
IGBT is used in its highest blocking voltage potential, i.e. Nmod = 9.
Similarly, the total losses per phase are plotted as a function of
number of selected modules, as illustrated in Fig. 5.9. In this graphic,
the loss distribution on the DC-DC and MV stages (i.e. the CHB)
is also shown. As can be noticed, the minimum losses are obtained
when Nmod = 9 is adopted. In this case, the high performance of the
1.7 kV semiconductor contributes significantly for losses reduction. It is
important to mentioned that the 1.2 kV IGBT has the best performance
in terms of conduction and switching losses. However, when this device
is adopted, many modules are requires (Nmod = 14 and Nmod = 15),
resulting in large amount of components in series, and therefore more
losses.
The DC-DC stage is responsible for the majority of the losses, as
expected. Analyzing the losses distribution, the majority of the losses is
attributed to the semiconductor switching, mainly in the DC-DC stage
and when higher blocking voltage IGBT are used. It is explained by the
fact that high voltage rating IGBT has very large commutation energy
(Eon and Eoff ) and they are not supposed to be used for high switch-
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ing frequency. However, the DC-DC converter operates with switching
frequency of 20 kHz, leading to very high switching losses. In overall,
the ST provides the best results with respect to the efficiency and cost
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Fig. 5.9: Cost of the module (using Si-IGBT) according to the number of
modules, highlighting the cost sharing among the components.
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Fig. 5.10: Total implementation cost of one phase of the ST architecture
(using Si-IGBT) according to the number of modules, highlighting the cost
sharing among the components.
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Fig. 5.11: Total losses in one phase of the ST system (using Si-IGBT) and
the losses distribution on the MV stage and DC-DC stage.
Tab. 5.9: Specification of the 3.3 kV SiC MOSFET from Wolfspeed/CREE
3300 V
V (V) I (A) Cost ($USD) RDS(on) (mΩ) Eon/off (mJ) Vf (V )
3300 40 3.6/A 98 25/4 4
when 9 modules are adopted.
The same study has been carried out considering now SiC-MOSFETs.
Devices with breakdown voltage of 1.2 kV and 1.7 kV were considered
(see Table 5.5). In addition, the preliminary specification and fore-
cast price provided by the Wolfspeed/CREE [103] and shown in Table
5.9, for the 3.3 kV voltage rating SiC-MOSFETs are also considered in
this investigation. Consequently, the results are plotted for a minimum
number of 5 modules, as presented from Fig. 5.12 to Fig. 5.14. It can
be observed in Fig. 5.12 that the cost of the individual module is much
higher when 5 modules are used. The reason for that is the high cost of
the capacitors, since two capacitors connected in series are required to
meet the voltage requirement, and four in parallel to meet the capaci-
tance requirement. Considering the number of modules, the total cost
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per phase is shown in Fig. 5.13, where the most cost-effective options
are achieved for Nmod = 6 and Nmod = 9. It is important, however, to
highlight that the cost shown for Nmod = 6 was calculated considering
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Fig. 5.12: Cost of the module (using SiC-MOSFETs) according to the num-
ber of modules, highlighting the cost sharing among the components.
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Fig. 5.13: Total implementation cost of one phase of the ST architecture
(using SiC-MOSFETs) according to the number of modules, highlighting the
cost sharing among the components.
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Fig. 5.14: Total losses in one phase of the ST system (using SiC-MOSFETs)
and the losses distribution on the MV stage and DC-DC stage.
the projected price for the 3.3 kV SiC MOSFETS reported in [103], and
not the real one, since the device is not commercially available yet.
From the losses analysis, the best performance is obtained when
Nmod = 9 and Nmod = 13. Actually, the performance of the SiC MOS-
FETs of blocking voltage of 1.7 kV and 1.2 kV are similar. For these
reason, the results are also very similar. In overall, even adopting SiC-
MOSFETs, the system offers the best cost-benefit when Nmod = 9.
Comparing the cost of the ST architecture using IGBT and SiC-
MOSFETs, it is noticed that the investment does not differ much. In
spite of the fact the SiC devices are more expensive than the IGBTs,
the semiconductors cost represents only 35% of the total cost of the
module. For this reason, the cost impact is not very significant, when
SiC-MOSFETs are used.
Now, comparing the results of losses of the ST architecture using
IGBT and SiC-MOSFETs, it is noticed that losses reduce in the range
of 25% (when Nmod = 9) to 58% (when Nmod = 5) if SiC-MOSFETs are
employed, which is a substantial improvement. It is explained by the
characteristic of low switching losses of the SiC devices in comparison
with the IGBTs. Although the optimum number of modules is currently
Nmod = 9, the system provides also satisfactory results when Nmod = 6.
It indicates a strong potential of using 3.3 kV SiC-MOSFETs in ST
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Fig. 5.15: (a) Cost of one phase of the ST in function of the chosen number
of modules, considering several grid voltage, (b) optimum number of modules
according to the grid voltage.
application. It is important to point out once more that the results for
Nmod = 6 were obtained with preliminary values and more faithful data
are need to confirm such results.
The previous analysis can be generalized taking into account differ-
ent grid voltages, in order to have a comprehensive case of the optimum
number of modules as a function of the grid voltage in which the ST
is applied. To simplify, only the semiconductor cost is taking into ac-
count, because it is the most expensive device of the module. The
results for several grid voltage and power level of 1 MVA (ku = 0.6,
m = 0.8, IGBT semiconductors) is presented in Fig. 5.15. Fig. 5.15 (a)
shows the total cost of the semiconductors per phase versus the number
of modules for several grid voltages. From this graphic, the optimum
number of modules can be expressed in terms of the grid voltage, as
presented in (5.17). Consequently, the optimum number of module in
terms of the grid voltage is depicted in the Fig. 5.15 (b).
Nmod(opt)) =

Vgrid(kV ), Vgrid 6 7 kV
Vgrid(kV )− 1, 7 kV < Vgrid 6 14 kV
Vgrid(kV )− 2, 14 kV < Vgrid 6 18 kV
(5.17)
The results presented in Fig. 5.15 (b) is in accordance with those
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obtained before for grid voltage of 10 kV.
5.4 Performance and Economic Analysis of
QAB in ST
The QAB converter operates similarly to the DAB, and then similar
performance in terms of efficiency can be expected, as demonstrated
in chapter 4. On the other hand, there are still some open questions
that must be analyzed to justify the QAB converter’s suitability in
ST application: the economic feasibility and the best configuration.
Although the DAB has become the standard solution for the modular
ST, its economic feasibility has not been analyzed. In fact, as the QAB
and DAB have similar performance, their cost plays the most important
role during the choice between them. In this regard, the QAB and DAB
are compared in terms of cost, performance, complexity and redundancy
cost implementation.
Concerning the configuration, the QAB converter has two degrees
of freedom : symmetrical (two inputs and two outputs) or asymmet-
rical (three input bridges and one output bridge), as shown in Fig.
5.16. Nonetheless, the peculiarities and advantages of those configu-
rations have not yet been evaluated in the literature. Therefore, the
comparative analysis is also extended for the different configurations of
the QAB converter, where the losses and cost are estimated for each
case. As demonstrated in the previous section, the optimum number of
modules for the modular ST is Nmod = 9. It means that the number
of modules on the MV side (i.e. CHB converter) should be 9, so that
the ST achieves the best cost-benefit. The power unit is defined as the
DC-DC converter (either LV and MV sides) in combination with the
CHB cells in the MV side, as depicted in Fig. 5.16. It means that,
depending on the adopted DC-DC converter or the chosen configura-
tion, the number of unit (Nunit) differs for the number of MV modules
(Nmod).
Fig. 5.16 shows the different units that will be evaluated and com-
pared next, which are based on the DAB converter, symmetric QAB
converter and asymmetrical QAB converter. As noticed, the number of
MV modules are different in each case, where 1 MV module (Nmod = 1)
is observed for the DAB-based unit, 2 MV modules (Nmod = 2) are used
in the unit based on the QAB with symmetrical configuration, and fi-
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Fig. 5.16: Power units used as the basic module of the modular ST, pointing
out the difference between the number of MV modules (Nmod) and number of
units (Nunit). (a) Unit based on DAB, (b) unit based on QAB with symmet-
rical configuration, (c) unit based on QAB with asymmetrical configuration.
nally 3 modules (Nmod = 3) are observed for the unit based on the
QAB with asymmetrical configuration.
Originally, Nmod = 9 per phase is adopted for the comparative anal-
ysis. It results in 9 units per phase for the system based on the QAB,
and 3 units for the system using the asymmetric QAB converter. Con-
sequently, the DC link voltage of the MV modules is 1.13 kV, enabling
the use of 1.7 kV blocking voltage IGBT. For the units with the sym-
metric QAB converter, 5 units should be used, implying in Nmod = 10,
in order to provide a lawful comparison. In this case, the DC link vol-
tage of the MV modules is 1.02 kV, allowing still the use of 1.7 kV
semiconductors. In order to provide a broad comparison, an additional
case is included in the analysis: 3 units based on the symmetric QAB
converter. In this case, the power level of each unit will be same of
those units based on the asymmetric QAB. On the other hand, the DC
link voltage of the MV module will be 1.7 kV, demanding the use of
3.3 kV blocking voltage rating. Finally, four ST architectures will be
evaluated and compared: one based on the DAB converter (named as
DAB, for now on), one based on asymmetric QAB (called as AQAB)
and two based on the symmetric QAB (SQAB). The SQAB is divided
in two cases: the first one with 5 units, preserving the DC link voltage
of the MV module, called then SQAB-V, and the second case when 3
units are used, preserving the power level of the unit (with respected to
the AQAB), named then SQAB-P. Table 5.10 shows the specifications
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Tab. 5.10: Specification of the Evaluated ST Architectures
ST Nmod Nunits Punits VMVDC IGBT voltage
Architecture (kW) (kV) rating
DAB 9 9 37.04 1.13 1.7 kV
AQAB 9 3 111.11 1.13 1.7 kV
SQAB-V 10 5 66.66 1.02 1.7 kV
SQAB-P 6 3 111.11 1.7 3.3 kV
of the evaluated ST architectures, where the power level, voltage level
of the DC link and the required voltage rating of the semiconductors are
presented. As can be noticed, the AQAB and SQAB-P have the same
power level, while the AQAB and SQAB-V have similar voltage level for
the DC link. The implementation of each ST architecture considered
for investigation is presented in Fig. 5.17.
The main goal of this investigation is to verify the feasibility of
the QAB converter in ST application, with respect to the standard
solution (the DAB converter) and ascertain which configuration offers
more benefits to the ST system.
5.4.1 Design Consideration of the Units
Each of the described units are designed taking into account the as-
sumptions and specifications shown in Table 5.11. The losses and
efficiency of each ST architecture must be computed for comparison
purpose, and then the same design equations and procedure described
previously are employed. Hence, a computer-aided based design is used
and an algorithm similar to the one depicted in Fig. 5.8 was imple-
mented.
For the DC-DC converter design, the nominal phase shift angle of
35◦ and switching frequency of 20 kHz were chosen, for the same reasons
described in Chapter 4. The current stresses on the IGBT changes
according to the architecture and they are calculated for each case.
Once they are computed, the semiconductor device is selected and the
losses estimated, using the same approach presented in previous section.
The equations shown in Table 5.7 are used, regardless the architecture.
Differently from the previous section, the transformer and the LV side
of the DC-DC converter are considered during the design of the power
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Fig. 5.17: Smart transformer architectures: (b) DAB: DAB converter as
the basic block, (c) AQAB: QAB converter in asymmetrical configuration,
(d) SQAB-V: QAB converter in symmetrical configuration, preserving the
same voltage level of the MV cells, (e) SQAB-P: QAB converter in sym-
metrical configuration, preserving the same power level of the asymmetrical
configuration.
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Tab. 5.11: Specification and design consideration of the evaluated ST ar-
chitectures
System level specification Converter level specification
MVAV 10 kV ϕnom(QAB/DAB) 35
◦
LVAC 400 V fs(QAB/DAB) 20 kHz
Power 1 MVA fs(CHB) 5 kHz
Grid Frequency 50 Hz mnom(CHB) 0.8
MVDC 10.2 kV ∆Vdc 10%
LVDC 800 V Ta(max) 50
◦C
Country Germany TJ(max) 125
◦C
units. As the LVDC is 800 V, those devices shown in Table 5.3 and Table
5.5 with blocking voltage rating of 1200 V are taking into consideration.
Further details of the HFT design is presented next.
The design procedure of the CHB (including the current stresses
calculation, semiconductor and capacitor selection) is the same, inde-
pendently the ST architecture. In this case, a nominal modulation
index of 0.8 and a switching frequency of 5 kHz are assumed. To select
the semiconductors, those devices shown in Table 5.3 and Table 5.5
are used. The cooling system is sized according to the Section 5.4.3
of this document, where the considered temperatures are presented in
Table 5.11. For each power unit, auxiliary components (GDU, APC
and CCU) were also included in the cost calculation, where the amount
of components depends on the unit configuration. For instance, 5 GDU
(4 in the MV and 1 in the LV side), 1 APS and 1 CCU are required per
unit for the AQAB architecture. Finally, this procedure is carried for
each architecture, resulting in 5 different designs.
5.4.2 HFT Design Considerations
To design the transformer, a flux density variation of ∆B = 0.3 T and
current density of JHFT = 6 A/mm
2 are considered.
To estimate the total cost of magnetic, the wire and core costs are
considered. The cost of the wires used to implement the winding of the
transformer is estimated based on the total amount of cooper employed.
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Fig. 5.18: Part of the HFT considered on the cost computation for the
comparison of the different ST architectures.
The basic idea of this approach is to obtain an equation that correlates
the cooper volume required to implement the winding with the rms
current that flows on this coil. This approach is described in detail as
follows.
Using the irms values through the transformer and a desired current
density J , the necessary wire area Aw can be calculated as
Aw =
irms
J
. (5.18)
The number of turns for a winding is calculated by (5.19), according
to [122],
N =
Vwinding
4Acfs∆B
(5.19)
where, Vwinding is the voltage imposed on the winding, Ac is the
cross section of the selected core, fs is the switching frequency and ∆B
is the magnetic flux variation defined during the design. The required
volume of cooper is computed by multiplying the area of selected wire
by the total length of wire per winding, resulting in
vcu = Awire(Nlmlp), (5.20)
where lmlp is the mean length of one turn. Replacing (5.18) and
(5.19) in (5.20) the following relation is obtained
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Tab. 5.12: Considered parameters for the MFT Design
Current density J = 3 A/mm2
Copper density dcu = 8.96 · 10−3 g/mm3
Copper Cost Ccu = 2.96 · 10−3 U$/g
Switching frequency fs = 20 kHz
Mean turn length of wire lmlp = 96 mm
Flux density variation ∆B = 0.3
vcu =
Vwinding
4Acfs∆B
Irms
J
lmlp. (5.21)
As the design parameters fs, ∆B and J are constant and assuming
constant core size, then equation (5.21) can be rewritten as
vcu = k1VwindingIrms, (5.22)
k1 =
Vwinding
4Acfs∆B
Irms
J
lmlp. (5.23)
The weight of cooper used is determined using the volume (vcu) and
the cooper density dcu = 8.96g/cm
3.
Wcu = vcudcu (5.24)
Then, replacing (5.22) in (5.24), the equation of the total amount
of cooper required is given by (5.25). From this equation, it is noticed
that the required cooper is proportional to the power processed by the
winding.
Wcu = k1dcu(VwindingIrms) (5.25)
Finally, the cost required to implemented the winding is calculated
using the cooper cost per kg obtained from [147] and also the weight,
as defined in (5.26). From this equation, it was demonstrated that the
cooper price used is proportional to the power processed by the winding
(Pwinding). Considering the same constant dc voltage imposed on the
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winding, then the cost became directly proportional to the rms current
flowing in the winding.
Ccu = WcuPcu, (5.26)
Ccu ∝ Pwinding ∝ Irms. (5.27)
Then, using (5.27) and assuming the parameters presented in Table
5.12, the cost of the MFT transformer is obtained for each architecture
considered in this work.
5.4.3 Comparative Evaluation
The results from the design described before are summarized in Ta-
ble 5.13 and in Figs. 5.19 and 5.20. They are divided in two cases,
according to the employed semiconductors technology. The first case
uses Si-IGBT, whereas the second uses SiC-MOSFETs, and each case
is discussed as follows.
The DAB architecture has more power units, but the power level of
each unit is the lowest one compared to the other architectures. Ana-
lyzing the parameters of the MV side, the current efforts on the semi-
conductor are the same for all architectures, independently from the
configuration. Hence, the current rating of the employed semiconductor
is also the same. With respect to the voltage level of the semiconduc-
tors, only the SQAB-P requires 3.3 kV devices, while the others require
1.7 kV rated devices. Then, DAB, AQAB and SQAB-V use the same
devices on the MV side. In spite of the availability of 3.3 kV IGBT
on the market, there is no SiC-MOSFET available yet with this vol-
tage rating, as mentioned before. The previous information provided
by [103,104], including the price estimation, were used to calculate the
losses and cost of SQAB-P. Analyzing the LV side, power semiconduc-
tors rated for 1.2 kV of blocking voltage are used independently from
the architecture.
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Fig. 5.19: Losses comparison of the investigated ST architectures, consider-
ing the Si-IGBT and SiC-MOSFETs devices.
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Fig. 5.20: Cost comparison of the investigated ST architectures, considering
the Si-IGBT and SiC-MOSFETs devices.
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Tab. 5.13: Comparative Analysis of the Architectures
Basic Information (per Phase)
DAB AQAB SQAB-V SQAB-P
N◦ of units per phase 9 3 5 3
Power level of the unit 37.04 kW 111.11 kW 66.66 kW 111.11 kW
MVDC link 1.13 kV 1.13 kV 1.02 kV 1.7 kW
Semiconductor - MV side
N◦ of power devices 36 36 60 36
Si-IGBT CM75DY-34A CM75DY-34A CM75DY-34A QID3310006
SiC-MOSFET C2M0045170D C2M0045170D C2M0045170D CREE 3.3 kV
Semiconductor - MV side
N◦ of power devices 36 12 20 12
Si-IGBT CM75DU-24F CM200DX-24S CM75DU-24F CM75DU-24F
SiC-MOSFET C2M0040120D C2M0025120D C2M0040120D C2M0025120D
Medium-Frequency Transformer
N◦ of MFT 9 3 5 3
Equivalent inductance 27.3 µ 187.96 µH 54.56 µH 34.54 µH
Auxiliary Components
N◦ of APS 18 12 20 12
N◦ of GDU 36 24 40 24
N◦ of CCU 36 24 40 24
2
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Losses and Cost Comparison
The cost and efficiency are the most important parameters evaluated
in this work and they are compared as follows.
From the losses analysis presented in Fig. 5.19, it can be seen that
the AQAB presents the best performance, while SQAB-V the worst
one, regardless the semiconductor type used. The few number of com-
ponents and the high performance of the power devices on the LV side
of the AQAB played an important role in favor of the AQAB architec-
ture’s efficiency. The DAB used as basis of comparison, has presented
the second best performance, but only slightly better compared to the
SQAB-P. As an overall analysis, it can be noticed that the losses for
all architecture are very similar to each other, with a difference of only
10% between the best one and the worst one. Note that this design
concerns the specifications provided in Table 5.11. Different grid spec-
ification might imply in different results. Still from these results, the
application of SiC MOSFETs has improved the performance in terms
of efficiency of the architectures DAB, AQAB and SQAB-P, but de-
teriorated the efficiency of the SQAB-V. Due to the high number of
employed modules in this last architecture, the current in the LV side
bridge is very small, allowing the use of lower current rating devices,
compared to the others. As a result from the design, the SiC MOSFET
C2M0040120D (1200V / 60 A) was selected for the SQAB-V, while the
device C2M0025120D (1200V / 90 A) was selected for the others ar-
chitectures, providing lower on resistance and better performance. Of
course, the device C2M0025120D can also be used in SQAB-V, improv-
ing the performance, but also increasing the cost.
Regarding the cost analysis, the AQAB has also presented the best
results, regardless the semiconductor. However, when SiC-MOSFETs
are employed, the DAB, AQAB and SQAB-V presented similar cost,
with a small difference of 1%. Only the SQAB-P has presented a sig-
nificant high cost compared to the others, because of the price of the
high-voltage device required on the MV side of this architecture. As
noticed, the total cost of the semiconductors used on the MV side are
always higher than the total cost of the semiconductors used on the LV
side, even for those architectures that utilizes the same number of cells
on the LV and MV sides. The reason for that is the higher number
of semiconductors on the MV side (once the CHB are also included)
associated to the higher voltage rating devices (blocking voltage of 1.7
kV and 3.3 kV) compared to the LV side semiconductors.
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QAB Configurations
The AQAB architecture is more advantageous in terms of efficiency
and cost. The main reason for that is the reduced number of cells and
MFT, compared to the SQAB-V, and the possibility of using lower vol-
tage rating devices, compared to the SQAB-P. Although higher current
rating devices are required to implement the LV cell of the AQAB (see
Table 5.13), the cost of the individual device does not differ much from
the cost of the devices required by the other solutions. As SQAB-P
requires semiconductors with voltage rating of 3.3 kV on the MV side,
only IGBT can be used. Besides, the price of this device is very high,
increasing drastically the cost of the system. For that reason, SQAB-P
is the most expensive solution, reaching almost twice the cost of the
AQAB.
Si-IGBT vs. SiC-MOSFETs Comparison
As expected, the performance of all architectures are improved in terms
losses reduction, when SiC MOSFETs are used, demonstrating the su-
perior performance of this semiconductor technology. On the other
hand, its price is still very high, when compared to the classic Si-IGBT.
Using the results obtained from the AQAB, i.e. the most promising
one, the SiC-MOSFET offers around 10% of losses reduction, but the
system cost increases in almost 40%. Then, the energy saving through-
out the system operation needs to be evaluated economically according
to the application, to verify if the additional installation investment of
using SiC-MOSFET is economically viable.
Further Comparison
In addition to the cost and efficiency, the architectures can be compared
qualitatively in two more categories:
I Redundancy implementation effort:
The fault tolerance scheme is a very important feature for the sys-
tem, because it increases significantly its availability. This feature
is normally obtained by using redundant power units and to im-
plement that, at least one additional power unit needs to be used.
The investment for implementing the redundancy scheme depends
on the cost of the individual unit and the number of additional
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units needed. This investment will be different for each architec-
ture evaluated in this work. Therefore, the cost of redundancy
implementation for each architecture is analyzed and compared
herein. To to so, it is assumed that the minimum number of
additional units is used, i.e. only one extra unit in each archi-
tecture. Fig. 5.21 shows the cost of the different architectures
without redundancy and also the cost of the redundant unit. As
can be noticed, the cost of the extra unit of the DAB is the lowest
one, regardless the semiconductor technology used, because of its
simplicity. Nevertheless, considering the total cost of the system
including the redundant unit, the AQAB is still more advanta-
geous economically, when Si-IGBT is used. When SiC-MOSFETs
are used, the DAB presents more advantages. From this com-
parison, it is important to note that the DAB has advantages for
the redundancy scheme implementation because the price of the
individual unit the lowest.
I Design Complexity:
The design complexity is very difficult to quantify, then a qualita-
tive discussion is presented. Discussion regarding the QAB design
indicates that the architectures based on this converter are more
complex than the DAB-based architecture from the control and
power stage aspects. The QAB converter requires an additional
control loop to equalize the power of the bridges, then the con-
trol effort implementation is slightly higher, when compared to
0
DAB DABAQAB AQABSQAB-P SQAB-PSQAB-V SQAB-V
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Fig. 5.21: Cost comparison of the investigated ST architectures, considering
the Si-IGBT and SiC-MOSFETs devices.
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Fig. 5.22: Qualitative comparison of the standard solution based on DAB
converter with the proposed QAB solution, considering the most promised
configuration (asymmetric configuration): (a) Si-IGBT, (b) SiC-MOSFETs.
the DAB. From the power stage viewpoint, the complexity of the
QAB lays on the multiwinding transformer design, compared to
the classical two winding used on the DAB converter. In this
aspect, the DAB-based solution is more advantageous than the
QAB-based architectures. Nevertheless, some adversities in this
sense have been discussed in [88,89].
QAB vs. DAB Comparison
To evaluate the potential of the QAB converter in ST application, the
best configuration (AQAB) is individually compared to the standard
solution based on DAB, and the results are depicted in Fig. 5.22. In
virtue of the fewer number of components (cells and MFT), the QAB
solution is more cost effective, as presented in Fig. 5.19 (b). Adopting
this solution instead of the DAB, and considering the specification of
the Table 5.11, the system cost can be reduced in around 20%, when
Si-IGBT are employed.
Regarding the efficiency, both QAB and DAB solutions have pre-
sented similar performance, although the first one performs slightly
better. As the QAB operates similarly to the DAB converter, when
processing balanced power, then similar power dissipation is also ex-
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pected. Of course, semiconductors with different electric characteris-
tics are used in the LV cells for both cases, and also the quantity of
devices, resulting in different power dissipation between the solutions.
Then, QAB converter is presented as an economically viable solution
and its potential in ST application has been demonstrated from the
results obtained in this work.
5.4.4 Discussion
From the previous analysis, it is observed that different performance
and cost for the ST system are expected according to the configuration
of the QAB converter. Among them, the asymmetrical configuration
consisting in 3 bridges connected to the MV side and one to the LV
side (i.e the AQAB) provides more benefits for both cost and efficiency.
In comparison to the DAB, the AQAB performs similarly, while pro-
Fig. 5.23: ST architecture based on CHB and QAB with the the cost-benefit
trade off.
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Fig. 5.24: Block diagram of the smart transformer control system.
viding a cheaper solution. Consequently, the AQAB is the best choice.
Moreover, it has been demonstrated that Nmod = 9 offers the best
cost-benefit. Thus, Fig. 5.23 shows the most promise ST architecture
and the control system and simulation for this architecture is presented
next.
5.5 Control System Description
The ST is intended to have an advanced control system, in order to
provided the required ancillary services to the grid. Some of the pos-
sible and profitable services are summarized in Table 5.14, according
to [19, 53]. This table shows also the control loops required to imple-
ment the aforementioned services. The simplified block diagram of the
control system of the ST is illustrated in Fig. 5.24, where two control
levels are observed. The first level refers to the control loops related to
the converter control, where the power, current and voltages loops are
implemented. The second level is related to the system level control, or
supervision system, where it is responsible for taking the decision and
generating the references for the first level control. As noticed in Fig.
5.24, the MV stage controls the input current, the total MVDC link, as
well as the individual DC link voltage of each module. The active and
reactive power exchanged between the MV grid and the ST is controlled
by means of the current loop.
The DC-DC stage is responsible to control the LVDC link, provid-
ing a well regulated DC voltage for the LV stage. Due to the modular
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Tab. 5.14: Ancillary Services Provided by the ST to the Grid and Required
Control Loops
Ancillary services
AC-DC MV Stage DC-DC Stage DC-AC LV Stage
Voltage Support
(Steady State and LVRT)
Reactive power
compensation at
MV Substation
Power quality
improvements
Islanding Control
(high DG in LV)
Reverse power
(flow control)
Circuit breaker
function
(current limitation)
Impedance
identification
power flow control
ST overload control
Soft load reduction
Damping of
harmonics and
resonances
Required control loops
Input current
(active and reactive power)
Total MVDC link
Individual MVDC links
LVDC link
Power balance
among the modules
LV grid voltage
Grid current
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Fig. 5.25: Block diagram of the control strategy of the CHB converter
[148–151].
characteristics of the ST, each module is intended to process the same
amount of power, and then a power balance loop is required. This con-
trol loop is also implemented in the DC-DC stage, as seen in Fig. 5.24.
Moreover, the DC-DC stage must provide output current limitation,
for protecting the loads and sources connected to the LVDC link, like
storage system for instance.
The LV stage controls the output voltage, where a sinusoidal voltage
waveform with the required amplitude and frequency must be provided,
regardless the load characteristic connected to the grid. To provide the
extra services described in Table 5.24, such as impedance and load
identification, power flow control control and damping of harmonics
for instance, the current needs to be controlled. Therefore, an output
voltage loop and current loop are required, as shown in Fig. 5.24.
The system level control (second level), which is intended to take the
decisions according to the grid load profile, generates the references for
the voltage and current loops.
This thesis emphasizes the study on the MV stage and DC-DC stage,
focusing mainly on the DC-DC stage. Then, the control system of these
both stages is described and more detail of the DC-DC stage control is
discussed.
5.5.1 MV Stage Control System
The block diagram of the MV stage control strategy is depicted in Fig.
5.25 and this scheme has been intensively adopted in many other works
related to three-phase rectifiers [66, 148–155]. The well-known scheme
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based on an outer voltage loop and inner current loop is employed. The
current loop is implemented in the d-q rotating reference frame, where
ip and iq are related, respectively, to the active and reactive power
processed by the CHB. The reference used to control the direct current
ip is generated by the MVDC link voltage loop, while the reference to
control the current iq is provided directly by the supervision system,
as seen in Fig. 5.25. To control the individual DC link voltage of
the modules, each module has its own loop. It is a standard strategy,
where a voltage loop is used, contributing to the modulation index of
the individual modules, to increase or decrease the power processed by
it, according to its DC link voltage. More detail of this strategy is given
in [66].
5.5.2 DC-DC Stage Control System
The DC-DC stage controls the LVDC link, by means of the power ex-
change between the MV side and LV side. By the virtue of the modular
characteristics, each module must contribute equally for the LVDC con-
trol and then a power balancing loop is required. In fact, the voltage
loop defines the amount of power required to guarantee a regulated vol-
tage, and the power balance loop defined the distribution of this power
among the modules. Hence, a single voltage loop is used for the whole
DC-DC stage, regardless the number of modules. To implement the
power balancing loop, two strategies have been highlighted in literature
for system using the DAB converter on the DC-DC stage [156–158].
Assuming the system composed by the CHB and the DAB converter,
as shown in Fig. 5.26 (a), the two power balancing loop strategies are:
the cascaded loops [156], shown in Fig. 5.26 (b), and parallel loops [157]
shown in Fig. 5.26 (c).
The cascaded loops technique consists in an outer voltage loop, pro-
viding the reference to the power inner loop, as illustrated in Fig. 5.26
(b). It means that each module has it own power loop.
The second technique consists in a common voltage loop, defining
the nominal phase-shift angle ϕ of the DAB converters, which is the
same for every module. The power of each module is adjusted by a
perturbation ∆ϕ, computed individually by each module. Then, in
this strategy, the phase-shift of a generic module i is defined as ϕi =
ϕ + ∆ϕi, where ϕ is responsible to control the output voltage, while
∆ϕi is responsible to balance the power of module i.
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Both control strategies can be easily adapted to the QAB converter.
On the other hand, besides to balance the power shared among the
QAB converters, the power of a single QAB must be balanced between
its own cells, since the QAB is constituted by three cells connected
in the MV side. It means that each MV cell of one QAB must share
equally the total power of the QAB converter. To do so, both strategies
(with parallel loops and cascaded loops) can be combined, and adapted
for the QAB, consisting then in an output voltage loop and two power
balance loops: the first one to balance the power among the several
QABs, and the second one to balance the power in the QAB among
their cells.
The Fig. 5.27 (a) shows the block diagram of an equivalent single-
Fig. 5.26: Control of the DC-DC stage based on the DAB converter: (a)
equivalent single-phase ST based on DAB converter, (b) control strategy of
the DC-DC stage (based on the DAB) using the cascaded loops [156], and
(c) control strategy using parallel loops [157].
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phase ST composed by the CHB and the QAB, where the Fig. 5.27 (b)
illustrates the block diagram of the control scheme. The control strat-
egy of the QAB consists in an outer voltage loop, providing the power
reference to the power inner loop (named as Module Power Balance
Loop - MPBL). This power loop controls the power sharing among the
modules of the DC-DC stage, i.e. the QAB converters in this case. This
control loop works analogous to the cascaded loops technique explained
for the DAB. A second power balance loop (Cell Power Balance Loop -
CPBL) is used to balance the power sharing by the cells of one QAB.
In this case, the parallel loops technique is used, where each QAB has
nominal phase-shift angle ϕ, provided by the MPBL.
The power of each cell of the QAB is adjusted by a perturbation
∆ϕ, computed individually. Then, in this strategy, the phase-shift is
Fig. 5.27: Control system of the DC-DC stage, considering the QAB con-
verter as the basic unit: (a) equivalent single-phase ST based on QAB con-
verter, (b) control strategy of the dc-dc stage using the cascaded loops to
balance the power among the units, and the parallel loops to balance the
power among the cells of the same unit.
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defined as 
ϕb,i = ϕi + ∆ϕb,i
ϕc,i = ϕi + ∆ϕc,i
ϕd,i = ϕi + ∆ϕd,i
(5.28)
where i refers to the generic QAB (i = {1, 2, 3}) and ϕb,i, ϕc,i and
ϕd,i are the nominal phase shift angles of the cells b, c and d, respectively
of the QAB i. In this case, ϕi is used to control the total amount
of power processed by a QAB module, where ∆ϕb,i is responsible to
balance the power of the cell b.
5.6 Simulation Results
To verify the operation of the ST architecture depicted in Fig. 5.23
using the control system previously described, the architecture was de-
signed and simulated. Only the AC-DC and DC-DC stages of the three-
phase ST architecture were taking into account during the simulation.
The design of the ST was carried out using the grid specification pre-
sented in Table 5.15, and the equations discussed in this chapter. Fur-
thermore, the algorithm used for the comparison of the architectures
(5.8) was also used to design the converters in this section. Note that
the equations used for designing the converters and the entire system
were already described, they are not discussed again. Only the out-
comes of the design is presented. Table 5.15 presents the parameters
and assumptions for the design of each stage, as well as the outcomes
of the converter’s design. Each phase of the system is composed by
three units of 111.11 kW each, implying in nine modules with power
capability of 37.04 kW on the MV side. From the design, an expected
efficiency of 97.85% was calculated, which is considerably high.
To control the CHB converter, the controllers were designed based
on the strategy presented in Fig. 5.25, which three loops are used: out-
put voltage loop, input current loop and balancing voltage loops of the
MVDC link of the modules. The current compensator was designed
in the d-q rotating frame according to [64, 159], where a proportional-
integral (PI) compensator is used. The voltage controller provides the
reference for the current controller, and this compensator is also based
on a PI controller. The voltage balancing control uses a simple pro-
portional (P) controller, to compensate the imbalances. To control the
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QAB converter, the PI compensator is used in the LVDC loop, the
power balance loop between the modules and also the power balance
loops among the cells of a single QAB. The LVDC loop presents the
higher bandwidth, with a crossover frequency of 2 kHz, while the MPBL
has a lower bandwidth, with a crossover frequency of around 150 Hz.
Tab. 5.15: Specification and Design Consideration of the Evaluated ST
Architectures
System Parameters
Nominal power SST = 1 MVA
Input voltage VMVAC = 10 kV
RMS input current Ia(rms) = 57.73 A
Output voltage VLV AC = 400 V
Total MVDC link VMVDC = 10.2 kV
Individual MVDC link Vdc(mod) = 1.1 kV
LVDC link VLVDC = 800 V
Number of modules per phase Nmod = 9
Power of the individual module Pmod = 37.04 kW
MV AC-DC Stage - CHB
Switching frequency fs(CHB) = 5 kHz
Nominal modulation index mnom(CHB) = 0.8
Semiconductor utilization factor ku = 0.65
Capacitor voltage ripple ∆Vdc = 10%Vdc(mod) = 110 V
Required capacitance per module Cmod = 1.6 mF
Utilized capacitor 8 x 295µF (B25620B1297K983)
DC-DC Stage - CHB
Switching frequency fs(QAB) = 20 kHz
Nominal phase-shift angle ϕnom(QAB) = 35
◦
Required equivalent inductance Leq = 203µH
Transformer turn ratio n = 0.4725
Calculated efficiency 97.85%
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The CPBL is the slowest loop, with a crossover frequency of around 30
Hz. The design of the controllers is not described, because it is not the
focus of this work.
To verify the system’s operation by simulation, the ST and control
system were implemented and simulated using the PLECS toolbox of
the MATLAB. The results are presented from Fig. 5.28 to Fig. 5.32.
5.6.1 Steady-State Operation
Initially, the designed ST is simulated in steady-state to evaluate the
operation. The results are summarized in Fig. 5.28 and Fig. 5.29. As
observed in Fig. 5.28, the converter operates with unit power factor,
where the grid voltage and current are in phase. The phase-to-ground
and line-to-line three-phase voltages are observed in this figure, where
multiple levels are observed. The details of the waveforms are also
depicted in Fig. 5.28, where a low current ripple, due to the high
number of levels are noticed.
The main waveforms of the DC-DC stage is presented in Fig. 5.29,
where a regulated output voltage of 800 V is observed. The phase-shift
operation is also observed in this figure, where displacement between the
primary and secondary voltages are observed. Besides that, equal power
level are processed by each bridge, demonstrating the power balancing
condition.
5.6.2 Dynamic Operation - Load Variation
Load Variation
To verify the dynamic operation of the converter, load variation was
applied to the system and the dynamic response of the AC side currents
and voltages were saved. Although soft variation of the load is expected
in field application, the instantaneous load variation was applied to the
ST architecture in this simulation, to verify its performance in the worst
(and unexpected) case. The results are presented in Fig 5.30. Two load
variations over the time are observed in this figure: from full load to 30%
of the load, and from 30% to 88% of the load. The detail of the dynamic
response is also highlighted in Fig 5.30, during the step-up variation of
the load. This result shows a proper operation of the converter under
load variation, validating the design of the control system.
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Fig. 5.28: Simulation results: main waveforms of the three-phase ST archi-
tecture operating in state-state.
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Power Flow Control
An extreme load variation case was applied to the converter, including
the variation of the power flow. In this case, the variation from full
load to −88% of the load was applied to the converter. The converter
operates in the first moment with full direct load (from AC side to DC
side), when the load changes suddenly for some reason to 88% in the
reverse direction, injecting power into the grid. The result is presented
in Fig. 5.31, and it shows a proper operation of the converter, where
the voltages were maintained regulated. This result demonstrates the
converter’s capability to control the power flow.
Reactive Power Compensation on the MV side
Finally, the reactive power flow compensation functionality was evalu-
ated in simulation, and the result is illustrated in Fig. 5.32. In this
case, the converter is initially absorbing only active power from the
grid, when suddenly it is requested (for some grid service) to provide
200 kVAr of reactive power, as observed in the Fig. 5.32. In this case,
the amount of active power is also reduced, due to the load reduction,
keeping the apparent power into the limit of 1 MVA. As observed in Fig.
5.32, the current grid is in advanced with respect to the grid voltage,
indicating that inductive reactive power is processed. It shows that the
converter operates as excepted.
5.6.3 Summary
Not only the converter’s design is a challenge for the ST implementa-
tion, but also the architecture design by itself. The implementation of
the entire system involves different design levels, such as: component
level, converter level and system level. In this chapter, the system level
design has been carried out and discussed. Initially, the analysis of
the CHB was realized, where the modulation was described, and main
equations required for its design were derived. Then, the trade-off be-
tween cost and performance of the system was analyzed, according to
the number of module, with the aim to determine the optimum number
of modules. To do so, an algorithm was implemented, and the system
was designed with different number of modules: from 5 modules to 15
modules. In each case, the losses and cost of the system were computed
and compared. From this investigation, it was noticed that the system
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presents the best performance when nine module are employed.
Moreover, different configurations of the QAB converter were de-
scribed and, consequently, three ST architectures based on these con-
figurations were generated. Besides that, a ST architecture based on
the classic DAB was also presented, resulting then in four architectures,
named as: DAB-based architecture (used as benchmark), Asymmetrical
QAB (AQAB), Symmetrical QAB in voltage (SQAB-V) and Symmet-
rical QAB in power (SQAB-P). They were then compared in terms of
efficiency, cost and complexity, with the aim to determine which one
offers the best trade-off between cost and performance. From this in-
vestigation, the AQAB architecture presented the best performance in
terms of efficiency and cost. Compared to the classic DAB solution,
the AQAB offers a cost reduction of around 20%. The efficiency of
both solutions are very similar, only a slightly improvement of 5% is
obtained in the AQAB. Regarding the potential of SiC-MOSFETs in
ST application, this device offers a reduction in losses of around 10%,
but it increases the system cost in around 40%. Therefore, to verify the
economic feasibility of such device in this application, a study consid-
ering the energy saving over time and the installation cost should to be
realized.
Finally, the control system is briefly described and simulation results
for the system operating in different condition were provided. The
simulation results have verified the proper operation of the ST system.
237

Chapter 6
Smart Transformer
Demonstrator
Many challenges faced during the conceptualization and design ofthe ST have been covered along this work. An overview of the
possible architectures and topologies was presented in chapters 1 and 2,
where the three-stage architecture based on the CHB has been pointed-
out as the most promised one. For implementing the DC-DC stage, two
converters have been pointed out: the SRC and the QAB. The SRC was
described and analyzed theoretically in chapter 3, in which its high per-
formance and reliability were validated experimentally. Similarly, the
QAB converter was studied in chapter 4, where the analysis, design and
experimental results were presented. Comparing both DC-DC convert-
ers, the QAB offers a broad possibility to control voltage and current
and it is the most cost-effective option. Thus, the QAB is the most
rational choice.
At this point, the ST architecture is defined: CHB is used on the
AC-DC MV stage, and the QAB is used as the basic module of the
isolated DC-DC stage. In chapter 5, additional design aspects related
to the system level were addressed, like optimum number of modules
and the best configuration of the QAB converter. Yet in that chapter,
the studies have demonstrated that the optimum number of modules is
Nopt = 9 for a grid voltage of 10 kV. Consequently, every design aspects
have been discussed in previous chapters of this work.
The final step of this work is to verify experimentally the operation
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and performance of the entire ST architecture and validate the analysis
covered herein. In order to achieve such goal, a prototype of the ST
was built and its construction aspects are described in this chapter.
6.1 Hardware Description
6.1.1 Power Platform
As a matter of fact, 9 modules per phase is the best choice when the
system is installed in a grid with voltage level of 10 kV. Nevertheless,
the ST demonstrator prototype presented in this chapter is specified
for lower voltage for safety reason. Hence, the line-to-line voltage em-
ployed is 2.6 kV. According to analysis presented in chapter 5, the
optimum number of modules per phase for Vgrid < 7 kV is determined
by: Nmod(opt) = Vgrid. Thus, 3 modules per phase should be used for
providing the best performance in the selected grid voltage of 2.6 kV.
Fig. 6.1 illustrates then the ST architecture used for constructing the
prototype, while the specification is presented in Table 6.1. As observed
in Fig. 6.1, an unit comprises a QAB converter associated with three
CHB cells. One unit is used per phase, resulting then in three units for
assembling the entire architecture. The topology of the unit is depicted
in Fig. 6.2.
To design the system and to define the components illustrated in
Fig. 6.1: Architecture of the three-phase smart transformer selected for
implementation and experimental evaluation.
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Tab. 6.1: Technical specification of the ST demonstrator
System Specification
System configuration Three-phase
Total Power 100 kW
Input line-line voltage 2600 V
Input line-neutral voltage VMVAC = 1500 V
Total MVDC link VMVDC = 2400V
Single medium voltage DC link VLV = 800V
Low voltage DC link VMV = 800V
CHB Parameters
Nominal modulation index m = 0.8
Switching frequency fs(CHB) = 10 kHz
IGBT
IKW40N120T2
Infineon Technology
Vblock = 1200 V / VCE = 1.75 V
Capacitor bank CMV = 1500 µC
Grid line inductor Lac = 1 mH
QAB Parameters
Transformer turn-ratio n = 1 : 1 : 1 : 1
Switching frequency fs(QAB) = 20 kHz
LV side inductor LLV = 75 µH
MV side inductor LMV = 75 µH
SiC-MOSFETs
C2M0040120D
Wolfspeed/CREE
(MV side) Vblock = 1200 V / RDS(on) = 40 mΩ
SiC-MOSFETs
C2M0025120D
Wolfspeed/CREE
(LV side) Vblock = 1200 V / RDS(on) = 25 mΩ
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Fig. 6.2: Circuit of the power unit of the ST architecture, pointing out the
semiconductors used in each converter.
Fig. 6.2, the specification presented in Table 6.1 and the equations
provided in chapter 5 have been used. Hence, the selected components
are summarized in Table 6.1. In order to produce a sinusoidal AC
voltage with rms value of 1.5 kV line-to-ground (2.6 kV line-to-line),
it is used a total MVDC link of 2.4 kV divided among the 3 modules
of the power unit. This results in 800 V for the single MVDC link.
Similarly, 800 V is used on the LVDC link. This value allows the use
of semiconductors rated for 1.2 kV of blocking voltage.
As specified in Table 6.1, the switching frequency of the CHB is 10
kHz, which leads to an effective frequency of 30 kHz on the AC filter.
This frequency leads to low switching losses, while maintains low filter
volume. In virtue of the low commutation frequency, IGBTs optimized
for reducing the conduction losses can be properly employed and then
the device IKW40N120T2 from Infineon Technology is adopted. This
IGBT is recommended in application up to 10 kHz and it very suitable
in this case.
The QAB, on the other hand, has a switching frequency of 20 kHz,
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which provides a good trade-off between magnetic elements volume and
isolation issues, due to the partial discharge, as discussed in chap-
ters 3 and 4. The SiC-MOSFETs from Wolfspeed/CREE were em-
ployed in both sides of the converter. The device C2M0040120D, which
has a RDS(on) = 40 mΩ, was used on the MV side, while the device
C2M0025120D with RDS(on) = 25 mΩ was used on the LV side. The
semiconductors with lower RDS(on) was selected for the LV side in or-
der to reduce the conduction losses, once the current level in this side is
very high. The inductance and capacitance are also presented in Table
6.1.
The DC link capacitor bank of the MV cells comprises 8 capacitors
of 270 µC/500 V and 4 capacitors of 1000 µC/450 V. Four capacitors
of 270 µC/500 V and 2 capacitors of 1000 µC/450 V are connected in
parallel, forming an array. Hence, two of these arrays connected in series
(to share the 800 V of the individual MVDC link) are used to build the
entire DC link capacitor bank. This result in a total capacitance of
CMV = 1500 µC.
The required inductance of the QAB converter was split, in order
to be implemented in either MV and LV sides. Each side requires
an inductance value of 75µH, which has been physically implemented
considering the E-core shape from TDK/Epcos and using the param-
eters presented in Table 6.2. These parameters were obtained from
the inductor design, using the procedure already discussed in chapter
4. Similarly, the high frequency multiwinding transformer has been
implemented considering the parameters shown in Table 6.3, where a
ferrite (N87) material core with U shape from TDK/Epcos has been
adopted. Since the DC voltages on the LV and MV sides are equal, the
transformer has a turn ratio of 1:1:1:1. The different winding of the
transformers were implemented using the interleaved approach, leading
to small leakage inductance. Fig. 6.3 (a) illustrates the picture of the
implemented transformer, as well as the inductors (either LV and MV
sides) connected to it.
Small current ripple on the MVAC lines is expected and then an AC
line inductor is used in each phase, in order to maintain a maximum
current ripple on 15% of its nominal value. To achieve this current
ripple, an inductance of Lac = 1 mF is required. This value was cal-
culated according to [66], considering the maximum peak current of 30
A and m = 0.8. The AC line inductors of the CHB were also imple-
mented using two ferrite cores UU93/76/30 connected in parallel, where
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54 turns were required to achieve such inductance. The picture of the
Tab. 6.2: Parameters of the inductors used on the QAB converter
MV side LV side
Inductance LMV = 75 µH LLV = 75 µH
Core 2 x EE70/33/32 4 x EE70/33/32
Number of turns nLMV = 9 nLMV = 9
Litz-wire 1260 x 0.071 mm 512 x 0.1 mm (3 in parallel)
Tab. 6.3: Parameters of the transformer used on the QAB converter
QAB Transformer
Turns ratio 1:1:1:1
Core 2 x UU93/76/30
Number of turns of the LV side nLV = 21
Number of turns of the MV side nMV = 21
Litz-wire 512 x 0.1 mm
Fig. 6.3: Picture of the magnetic used on the ST demonstrator: (a) high
frequency multiwinding transformer and the the inductors of the QAB con-
verter, (b) ac line inductor of the MV stage converter.
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implemented transformer is depicted in 6.3 (b).
As a matter of safety, the tests in the laboratory were carried out
with reverse power flow, i.e. power flowing from the LV side to the MV.
Consequently, a 800 V DC source was connected, while the resistive
loads were used on the MV side.
6.1.2 Control Platform
The control stage is based on multiple microcontollers, where all control
loops are implemented in it. Fig. 6.6 shows the scheme of the power
and control plataforms and the information exchange among them. As
observed in this figure, 7 microcontrollers MPC5643L floating point
DSP (32-bit CPU, 60 MHz) from Freescale Semiconductor were used.
In fact, 2 microcontrollers are used per phase: one for controlling the
CHB and other for controlling the QAB.
As mentioned before, the control system is not the focus of this work,
but it needed to be implemented, in order to make the system opera-
tional. The implemented control differs from that scheme presented in
chapter 5, because the tests now are realized with reverse power flow,
and considering a DC source connected to the LVDC link (avoiding the
needed of the LVDC link control, as presented in the previous chapter).
Moreover, the prototype uses passive loads, requiring then an additional
output voltage loop on the MV side. For these reasons, different con-
trol structure needed to be used for testing the prototype. In the new
control structure, the QAB controls the individual DC links of the MV
Fig. 6.4: Block diagram of the control scheme of the QAB converter.
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Fig. 6.5: Block diagram of the control scheme of the CHB converter.
Fig. 6.6: Block diagram of the implemented ST demonstrator, comprising
the power and control platforms.
side, while the CHB controls the MV AC current and voltage. The
block diagram of the control scheme of the QAB converter and CHB
are depicted in Fig. 6.4 and Fig. 6.5, respectively. As observed, the
CHB control has two control loops: an outer loop that controls the AC
voltage, using an PI controller, and a inner current loop, based on a
PR compensator.
Fig. 6.6 shows the scheme of the power and control platforms, and
the interface among them. As mentioned, there is one microcontroller
dedicated for each QAB, and one microcontroller for each phase of
the CHB converter, resulting in 6 microcontrollers. They communicate
among them using the CAN communication bus, as shown in Fig. 6.6.
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An additional microcontroller is used as supervision for guaranteeing
the synchronization among the microcontrollers.
6.2 Final Assembly and Test Set-up
The final assembly of ST prototype uses three units, one per phase,
and each unit is composed by two separated hardware part: LV side
hardware and MV side hardware. The LV side hardware comprises
the power converter (LV side cell of the QAB), the capacitor bank of
the LVDC link, as well as the magnetic components: AC side inductor
(connected to the MV grid), multiwinding transformer and the induc-
tors of the QAB converter. The MV side hardware consists in three
cooling system (heatsink and forced air cooling), one of each combina-
tion of QAB and CHB cells, as depicted in Fig. 6.7. It means that the
QAB and CHB bridges shares the same cooling system. Moreover, the
capacitor bank for each of the MV bridges is included in this part.
6.2.1 Final Assembly
The final assembly of the three-phase ST demonstrator is illustrated in
Fig. 6.8. As noticed, the two parts described before comprises a phase,
and each phase are stacked on the power rack. There is an auxiliary
power supply and a control platform dedicated for each phase. The
control system of each phase communicates through CAN bus with the
master controller, which is responsible for the synchronization of the
phases.
Fig. 6.7: Block diagram of the control scheme of the QAB converter.
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6.2.2 Test Set-up Description
For the experimental evaluation, the ST demonstrator was placed in a
safety area with restricted access, enabling the test with high voltage
level. The currents and voltages measurements were collected and sent
to the accessible area, called as control area, where the measurements
equipments were located. The schematic of the test set-up is depicted
in Fig. 6.9.
The ST demonstrator was tested with reserve power flow, i.e. the
power is transferred from the LV side to the MV side, because this con-
dition provides a safer test case, since a MV grid does not need to be
Fig. 6.8: Picture of the implemented ST demonstrator: 100 kW, 1500 Vac
to 800 Vdc.
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Fig. 6.9: Scheme of the test set-up on laboratory.
connected to the prototype. As observed in Fig. 6.9, three DC sources
were connected to the LVDC link, providing the expected 800 V. In the
MV side, resistive three-phase load were used. The ST demonstrator,
DC source and loads were placed in the test area, while the measure-
ments equipments were placed on the accessible area. Besides that,
the DC sources were controlled from the control area, were current and
power limitation could be defined and the voltage controlled.
6.3 Experimental Results
The experimental results consist in the main current and voltage wave-
forms of the converter operating in steady-state. As a matter of safety,
the prototype was tested with a maximum voltage of 500 V on the
LVDC link, resulting in a total MVDC link of 1500 V. In this con-
dition, the system creates an output line-to-neutral voltage of 900 V,
implying in a line-to-line voltage of around 1500 V. The main waveforms
are presented from Fig. 6.10 to Fig. 6.14.
Initially, the operation of one unit is analyzed, where the main wave-
forms of both stages comprised in one power unit (i.e. the DC-DC stage
and MV stage) are obtained. These results are presented in Fig. 6.10
and Fig. 6.11. The Fig. 6.10 shows the result for the QAB converter,
where the voltage and current on the AC side of the MV bridge (vb and
ib) and LV bridge (va and ia) are depicted. From this result, the phase-
shift operation is observed. Moreover, the current on the inductor La
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(ia) is negative during the transition of va from negative to positive
(see Fig. 6.10), implying in zero voltage over the switches when they
turn-on. It indicates the soft-switching operation of the converter, as
expected.
Similarly, Fig. 6.11 and Fig. 6.12 show the output AC voltage
and current for the system operating with power level of 4 kW and 10
kW, respectively. Fig. 6.11 shows the line-to-ground output voltage
10 sμ
Fig. 6.10: Experimental results of the ST demonstrator. Current and vol-
tage waveforms of the dc-dc stage: LV side (vLa, iLa) and MV side (vLb,
iLb).
4ms
Fig. 6.11: Experimental results of the ST demonstrator working with 4
kW of output power: voltage of the individual MVDC link (VMV ), line-to-
neutral output voltage before the inductor filter (van) and the output current
(iaMVAC ).
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(before the ac filter) and AC current of the system, i.e. CHB stage, as
well as the voltage of a single MVDC link (VMV ). From these results,
the 7-level output voltage with a peak voltage of 1500 V is observed.
Furthermore, the sinusoidal current waveform is observed, as well as a
regulated DC voltage of VMV = 500 V.
The results of the three-phase system operating in light load, i.e. 9
kW, are depicted in Fig. 6.13 and Fig. 6.14. In Fig. 6.13, the three-
phase line-to-ground voltage (unfiltered, van, vbn and vcn) of the ST is
depicted, as well as the line current icMVAC . Likewise, the three-phase
output currents (iaMVAC , ibMVAC and icMVAC ), as well as the voltage
5ms
Fig. 6.12: Experimental results of the ST demonstrator working with 10
kW of output power: line-to-neutral output voltage before the inductor filter
(van) and the output current (iaMVAC ).
4ms
Fig. 6.13: Experimental results of the ST demonstrator: three-phase output
voltage before the filter (van, vbn and vcn) and the output current (icMVAC ).
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van are depicted in Fig. 6.14.
Similarly, Fig. 6.15 presents the three-phase output currents (iaMVAC ,
ibMVAC and icMVAC ) and the voltage van for the system operating with
total power of 25 kW. These results demonstrate the proper operation
of the three-phase ST system, as well as a good regulation of the output
voltage.
Finally, the efficiency of the entire system was measured using the
high performance power analyzer WT1800 from Yokogawa, and the ef-
ficiency curve as a function of the output power is illustrated in Fig.
6.16. The ST demonstrator was tested with maximum power of 10 kW
5ms
Fig. 6.14: Experimental results of the ST demonstrator operating with
power level of 9 kW: three-phase output current (iaMVAC , ibMVAC , icMVAC )
and the voltage before the filter (van).
5ms
Fig. 6.15: Experimental results of the ST demonstrator operating with
power level of 30 kW: three-phase output current (iaMVAC , ibMVAC , icMVAC )
and the voltage before the filter (van).
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per phase and maximum voltage of 500 V on the LV side, i.e. 1500
V on the MV side, in virtue of the voltage probes limitation. The
power analyzer WT1800 can measures voltages up to 1500 V, limiting
the system to reach its maximum voltage. The measured efficiency is
illustrated in Fig. 6.16 up to 30% of the nominal power (10 kW per
phase). As noticed, the ST presents an efficiency of 94.5% for for 30%
of the nominal power, that is the maximum output power tested. It is
a notable result, considering that the system consists in two power pro-
cessing stages (MV stage and DC-DC stage). Moreover, the results were
obtained for 65% of the nominal voltage of the system (i.e. 500 V in-
stead of 800 V), which deteriorates considerably the efficiency, since the
semiconductors are not operating at their best performance condition.
Hence, operating at nominal voltage, the ST demonstrator is supposed
to present better performance. Still analyzing the efficiency curve, it
continues to increase for higher output power. In overall, the efficiency
obtained so far is quite notable, demonstrating the high performance of
the ST architecture.
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Fig. 6.16: Efficiency curve of the ST demonstrator as a function of the
output power (in percentage) obtained experimentally.
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6.3.1 Power Routing Application - System’s Perfor-
mance Analysis
An important promises of the HEART project is to improve the system’s
reliability using the power routing approach [48], as discussed in chapter
1. The ST architecture has been conceptualized in this work consider-
ing as one of the requirements the possibility to implement the power
routing strategy efficiently. In this sense, the system’s performance is
evaluated experimentally, considering unbalanced power condition on
the QAB, i.e. different power on the cells of the QAB converter.
In normal condition, the QAB converter and CHB work with the
output power distributed equally among their cells, i.e. balanced con-
dition, as illustrated in Fig. 6.17 (a). When power routing strategy is
applied to the ST, the QAB and CHB cells are loaded unequally, as
Fig. 6.17: Scheme of the power unit considering: (a) balanced power con-
dition (Pb = Pc = Pd) and (b) unbalanced power condition (Pb > Pc = Pd).
8 sμ 8 sμ
Fig. 6.18: Waveforms of the currents (either MV and LV sides) of the QAB
converter operating under unbalanced power condition: (a) output power
Po = 3kW , (b) Po = 5kW .
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Fig. 6.19: Efficiency curve of the QAB converter as a function of the output
power obtained experimentally considering balanced and unbalanced power
conditions.
depicted in Fig. 6.17 (b), to improve the lifetime of the overall sys-
tem. This latest condition has been tested in laboratory, considering
the scheme illustrated in Fig. 6.17 (b) (i.e. the CHB was not consid-
ered), and the experimental results are presented in Fig. 6.18. The
results show the current on the LV bridge (ia) and MV bridges (ib,
ic and id) of the QAB converter considering that the bridge b is pro-
cessing twice more power than the bridges c and d, i.e. Pb = 50%Po,
Pc = Pd = 25%Po, where Po is the output power. The Fig. 6.18 (a)
shows the current waveforms for the converter operating with output of
3 kW, while in the Fig. 6.18 (b) the converter is working with output
power of 5 kW. These results demonstrate the ability of the converter
to work under unbalancing power condition, which is required for the
power routing implementation.
To verify the effect of the unbalance power processing on the con-
verter’s performance, the efficiency curve of the QAB converter was
measured considering balanced and unbalanced power and the result is
depicted in Fig. 6.19. The tests to obtain the efficiency curve wwere
carried out with input voltage of 350 V on the LVDC link, implying in
a total MVDC link of 1050 V. The efficiency has been measured under
three operation cases: (1) balanced condition: Pb = Pc = Pd = 33%Po;
(2) unbalanced condition Pb = 50%Po, Pc = Pd = 25%Po; (3) total
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unbalanced case: Pb = 58.6%Po, Pc = 23.7%Po Pd = 17.7%Po. The
three curves are illustrated in Fig. 6.19. For unbalanced cases, only two
points were saved for safety reasons. From this result, it can be noticed
that the efficiency of the QAB converter is only slightly deteriorated
when the power routing strategy is used. The efficiency reduction is
explained by the higher rms current on the bridge b, which increases
the conduction losses non-linearly.
Nevertheless, the deterioration is less than 0.5% for the more ex-
treme unbalanced case. Thus, the power routing strategy is worthy
of implementation, once the lifetime of the system can be improved,
according to [48], considering only a small reduction of the efficiency.
Furthermore, the efficiency reduces in 0.5%, only for extreme unbal-
ancing case, which does not happens in real application. In real case,
the power imbalance is expected to be smaller than that forced in this
work.
6.4 Conclusion
The analysis and design of the ST architecture were discussed in previ-
ous chapters, considering either the converter level and system level. As
a final step, a prototype was built and evaluated experimentally to vali-
date the analysis presented in this work. The detail of the construction
and experimental results were then presented in this chapter.
The prototype of the ST is based on the three-phase architecture
and it consists in two power processing stages (the MV stage and DC-
DC stage), i.e. the LV stage was not considered. One unit composed
by the QAB converter and the CHB is used per phase, resulting in a
total of three units. The ST demonstrator has a power level of 100 kW,
a line-to-line input AC voltage of 2600 V and an output DC voltage of
800 V.
The system has been intensively tested, considering reverse power
flow for safety reasons. The laboratory evaluation has shown a proper
operation of the smart transformer. A well regulated voltage provided
by the QAB, and a sinusoidal voltage and current regulated by the CHB
were observed. Furthermore, an efficiency of 94.5% was obtained for 30
% of the total output power (for an LVDC link of 500 V). Additionally,
the system is supposed to present even higher efficiency, if 800 V is
used on the LVDC link. In overall, the results obtained so far for the
ST architecture is quite notable, demonstrating its high performance
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and the theoretical analysis presented in previous chapters. Finally,
the system has been tested with unbalanced power condition, and the
ability to implement the power routing strategy has been demonstrated.
This strategy has minor impact on the system’s performance.
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Conclusion and Outlook
7.1 Summary
The solid state transformer has received a lot of attention in thelast decade as a potential technology to replace the traditional
LFT, while providing benefits in terms of volume and weight reduc-
tion. This feature is achieved in virtue of its high frequency isolation,
which reduces drastically the size of the passive components. Therefore,
this device was applied initially in electric locomotive, and it has been
presented as an efficient and compact solution. Besides the advantages
achieved in terms of hardware, the power electronics involved in the SST
enables the implementation of an advanced control strategy, allowing
the implementation of multiple control loops (e.g. power, voltage and
current). In this sense, a new concept was presented: the Smart Trans-
former (ST). The ST is a SST with high capability to control currents
and voltages, managing the power more efficiently. This extra abil-
ity makes the ST very suitable for application in electric distribution
system, in which power and voltage control is the central requirement.
In this application, the ST can perform as a LFT (replacing it),
while providing ancillary services to the grid through its high advanced
control platform, improving the overall power quality of the distribution
grid.
In this context, this thesis has investigated suitable architectures
and power converters for implementing efficiently the smart transformer.
To define the most suitable architecture, the requirements for the ST in
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distribution grid application were collected and they are listed as: capa-
bility to implement a multiloop control (for providing ancillary services
to the grid), high efficiency, high reliability, low cost, possibility for
providing dc connectivity for dc source/loads. Of course, it is not yet
possible to achieve a very high efficiency, with very high reliability and
very low cost. Thus, the trade-off between these parameters were eval-
uated and discussed herein, in order to find the best compromise among
them. Thereafter, an extensive literature review was carried out, and
the most promises ST architectures concepts and power converters were
highlighted.
The ST architecture composed by three power processing stages, i.e.
MV stage, DC-DC stage and LV stage, with a constant DC link provides
the decoupling between the LV and MV side. Hence the control of the
LV side and MV side converters are fully independent from each other,
providing more degree of freedom for the control system. To handle the
MV level involved in this system, the modular approach is used, where
the MV stage and DC-DC stage are based on basic building blocks that
share the total voltage. This approach offers the benefits of: fault toler-
ance through redundancy, scalability in voltage and power, possibility
to use low voltage rating devices (providing better performance and
broad choice of devices), and the possibility to improve the reliability
through the power routing technique [48]. Furthermore, using this ap-
proach, the cell once designed can be combined and installed in places
with different grid voltage. For instance, Japan has a grid voltage of
6.6 kV, while the grid voltage in USA is 13.8 kV, requiring a specific
design of the ST architecture for each of these two places. However,
using the modular approach, the basic cell can be designed only once
and combined differently to compose the entire system, according to the
installation place. In essence, the specification of the ST systems used
and Japan and USA are different, but the basic cells used to construct
the entire system are the same. This plays an important role during
industrialization of the system. For these reasons, the ST architecture
is based on three stage modular architecture.
7.2 Conclusion
From the research carried out in this thesis, the conclusions can be
divided in three parts: power converter level, system level and device
level.
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7.2.1 Power Converters Level
Topologies Choice:
Regarding the power converters, the most promises topologies were eval-
uated for each power processing stage. For the MV stage, the CHB
and MMC are highlighted as the most suitable topologies. Comparing
them, the CHB has more advantages in terms of number of compo-
nents, capacitance requirement and simplicity. Hence, it is the preferred
candidate for implementing the MV stage. Similarly, several DC-DC
converters options are available to be used as the basic module of the
modular DC-DC stage. Among them, the MAB and SRC are high-
lighted as the most suitable options, and both were investigated. For
the LV stage, well-established topologies (e.g. 3 level VSI or 2 level
VSI) can be used, which are mature technology and do not deserve to
be investigated. For this reason, the LV stage was not considered in
this work.
DC-DC Series Resonant Converter:
The SRC is pointed out as a candidate to be used as a basic cell to imple-
ment the DC-DC stage of the ST, because it is supposed to achieve high
efficiency. Nonetheless, not only the efficiency is important, but also the
reliability and then both parameters were taking into account during
the analysis of the converter. To increase the reliability, the two most
critical devices were analyzed: the primary side semiconductor and the
resonant capacitor. To avoid fault on the switch, a fault-tolerant SRC
topology was proposed to be used instead the classic one, avoiding the
interruption of the system in faulty case. The proposed fault tolerance
method consist in re-configuring the FB-SRC in a HB-SRC, in case of
a semiconductor failure, keeping the converter operational. The main
advantages of the proposed converter are: post-fault operation, sim-
ple implementation, reduced number of additional component and no
efficiency deterioration. As a drawback, the resonant capacitor must
be designed for higher voltage and the current effort on the healthy
devices in failure mode operation is twice higher than in normal mode
operation.
To improve the reliability of the resonant capacitor, its lifetime
model is used and the trade-off between the resonant tank parame-
ters selection was found. As a results, the resonant tank circuit should
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have the highest capacitance value (Cr) and smallest inductance value
(Lr) possible (for a given resonant frequency). Following this proce-
dure, the capacitor lifetime is extended. In that case, only the leakage
inductance of the transformer should be used as the resonant inductor,
and no additional component needs to be included.
A multi-objective optimization design (optimizing efficiency and re-
liability) was carried out, the prototype was built and then evaluated
experimentally. The converter was tested under fault condition, demon-
strating its high reliable characteristic. Furthermore, the proposed con-
verter has obtained a peak efficiency of 98.61%, validating the presented
design.
Nevertheless, the SRC has no control capability, since it operates in
open loop. It limits the control possibilities of the overall ST system.
This is the main drawback of this topology.
Multiple Active Bridge DC-DC Converter:
The MAB converter offers a valuable trade-off between cost and effi-
ciency when used as a basic module of the modular ST system. Be-
sides cost and efficiency, this converter has enough degree of freedom
to control the currents and voltages, contributing to enhance the con-
trollability of the overall system. Regarding the modulation strategy,
it has been demonstrated that the PSM provides low current stresses
on the semiconductors, inductors and transformer, besides to be simple
to implement. Moreover, its soft-switching feature does not depend on
the converter parameters, as the inductance for instance.
A multi-objective optimization algorithm (for improving cost and
efficiency) was developed for designing the converter, and the per-
formance of the converter was evaluated experimentally when SiC-
MOSFETs and Si-IGBT are used. The experiments have shown an out-
standing efficiency result of 97.5%, when SiC-MOSFETs were employed,
which is the highest obtained so far for this kind of converter. Regarding
the converter’s performance with different semiconductors technology,
it was verified that the SiC-MOSFETs is more advantageous, due to its
low energy losses, almost ZVS operation (during the switch turn-off)
and the conduction of the reverse current through the channel, instead
the diode, reducing the conduction losses. Consequently, the use of SiC-
MOSFETs reduced the converter’s losses in around 57%, compared to
the IGBT. These results demonstrate the feasibility of this technology
is such application.
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7.2.2 System Level
From system level perspective, the optimum number of modules and
the best configuration of the QAB converter were investigated taking
the cost and performance into account.
With the aim to determine the optimum number of modules, the
trade-off between cost and performance of the system was analyzed,
according to the number of module. To do so, an algorithm was im-
plemented to compute losses and cost, and the system was designed for
different number of modules: from 5 modules to 15 modules. From this
investigation, it was noticed that the system presents the best perfor-
mance when nine module are employed, for a grid voltage of 10 kV.
Different configurations of the QAB converter were described in
Chapter 5. Then, three ST architectures based on QAB were defined:
Asymmetrical QAB (AQAB), Symmetrical QAB in voltage (SQAB-V)
and Symmetrical QAB in power (SQAB-P). Thereafter, they were then
compared in terms of efficiency, cost and complexity, with the aim to
determine which one is the best solution for ST application. Further-
more, the classic architecture using the DAB was also included in this
comparison. The comparison has shown that the AQAB architecture
presents the best performance in terms of efficiency and cost. Compared
to the conventional DAB solution, the AQAB can reduce the cost of the
system in around 20%. The efficiency of both solution are very similar,
only a slightly improvement of 5% is obtained in the AQAB.
7.2.3 Device Level
The performance of the individual converters and the full system were
evaluated, considering Si-IGBT and SiC-MOSFETs.
Considering the most promising ST architecture (i.e. using the
AQAB converter in the DC-DC stage and 9 modules per phase), the use
of SiC-MOSFETs instead of Si-IGBT offers a losses reduction of around
10%, but it increases the cost of the system in around 40%. Therefore,
to verify the economic feasibility of such devices in this application, a
study considering the energy saving over time and the installation cost
should to be realized.
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7.2.4 General Conclusions
In overall, some remarks can be highlighted regarding the ST architec-
ture for grid application:
I The three-stage modular architecture has several advantages for
implementing the ST, like: high control possibility, connectivity
to the DC link, fault tolerance through redundancy, scalability in
voltage and power and possibility to implement the power routing
strategy.
I For the MV stage, the CHB and MMC are the most suitable
topologies. Comparing them, the CHB shows superior results
over the MMC in terms of number of components, capacitance
requirement and simplicity.
I The SRC DC-DC converter is the first option to be used as a basic
cell of the dc-dc stage. The topology of a fault tolerant SRC has
been proposed and investigated in detail. The proposed converter
presents as main advantages: post-fault operation, simple imple-
mentation, reduced number of additional components and no de-
terioration of the efficiency. The drawbacks are: the resonant
capacitor must be designed for higher voltage, and the current ef-
fort on the healthy devices in failure mode operation is twice than
in normal mode operation. The investigation has shown that the
lifetime of the series resonant capacitor (Cr, which is the second
most susceptible device to failure) can be improved, by properly
selecting the elements of the tank circuit. In this case, the induc-
tance Lr must be the lowest possible and the resonant capacitor
Cr must be the biggest possible. An efficiency of 98.61% has been
demonstrated experimentally for the SRC in this work, which is
a notable result.
I The QAB converter is the most promising choice for implementing
the modular DC-DC stage of the ST, because it has high perfor-
mance and economic advantages. The asymmetric configuration,
where three bridges are connected to the MV side and one to the
LV side, is the most economic one, because few devices are used,
contributing significantly for cost reduction. Adopting the QAB
instead of the DAB in the DC-DC stage, the system’s cost can be
reduced in 20%. The efficiency of both solutions are very similar,
only a slightly improvement of 5% is obtained in the AQAB. The
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converter allows also the implementation of an advanced control
system and the possibility to implement the power routing ap-
proach.
I A prototype of the three-phase ST architecture, comprising the
MV stage and DC-DC stage, was built and tested in laboratory.
The ST architecture was designed for 100 kW of output power,
line-to-line voltage of 2.6 kV and LVDC link of 800 V. The con-
verter was tested up to 10 kW per phase, achieving an efficiency of
94.5%. Additionally, the performance of the QAB converter was
tested individually, showing an efficiency of around 96.5%. Fur-
thermore, the QAB was tested for unbalanced power condition.
The results has shown a minor deterioration on the efficiency of
the converter, i.e. less than 0.5%.
The results of the entire system have validated the operation and
the high performance of the ST architecture. Moreover, high effi-
ciency is expected, once the system has been tested with limited
voltage (up to 1500V) and limited power (up to 30 kW).
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Appendix A
Failure Analysis of the
DC-DC Converter: A
Survey
The rapid evolution of the power electronics and information the-ory in the last decades enable the arise of new technologies in
diverse areas of application, such as electric vehicles (EV), fast charger
station, uninterruptible power supply system (UPS), medicine, data
processing (and data center) and others. All these applications contain
at least one dc-dc converter for adapting the voltage and/or control
the power and current transferred between distinguished buses. Fig.
A.1 shows examples of the those aforementioned applications, in which
the dc-dc converters are highlighted. The Dual-Active-Bridge (DAB)
and Series-Resonant Converter (SRC) are the most adopted converter
in this application because their characteristics of soft-switching, low
EMI and high power density. In industry, the SRC became even more
popular and its variant, the LLC converter, has gained more attention.
Nowadays, the SRC and LLC are widely adopted in industry in many
applications.
In EV, faster charger station and UPS systems the dc-dc converter
are mostly used as battery charger, while in data center it is used also
to adapt the voltage and supply the server. Thus, each application im-
poses different requirements in terms of power level, voltage level and
control for their dc-dc converters, as pointed out in Fig. A.1. On the
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other hand, all these converters have common requirements, indepen-
dently for the application: (1) high efficiency, (2) high reliability and
(3) low production cost. Indeed, the overall cost is the most relevant
aspect of the converter from the industry’s viewpoint and the reliabil-
ity and efficiency affect directly the operation cost. The efficiency is
directly related to the energy saving in each application, resulting then
in low energy cost over the years, while reliable converters reduce the
cost of maintenance and warranties. Thus, both features deserve much
attention during the converter design.
Over the past years, many researches have been focused on efficiency
improvement of dc-dc converters and several design optimization meth-
ods and power converter topologies have been discussed [16, 17, 19, 33,
48, 49, 51, 80, 96]. On the other hand, there is a lack of information
about the reliability assessment for dc-dc converter. Yet, robustness
is considered even more important than the efficiency in many indus-
trial application, because an interruption of the power flow can be very
costly. In contrast, very few papers have attempt to improve the con-
verter’s reliability by the mean of fault tolerance approach [113,114].
To improve the robustness and availability of the converter, it is
necessary to understand precisely the possible failures and subsequently
propose some strategy to avoid or postpone them as much as possible.
In this context, this paper aims to identify the most vulnerable devices
to failure of the dc-dc converter, considering different application, and
how these failures can be avoided. To take advantage of the industry
experience and academia knowledge in this field, a survey had been
carried out to recognize the most faulty devices and this is discussed in
detail in Section II. Thereafter, a review of possible solution proposed
in literature to avoid such failures are presented in Section III, in which
advantages, drawback and applicability of each of them are discussed.
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Fig. A.1: Example of different applications of the dc-dc converter, pointing
out the usual range of power and voltage in each of these applications.271
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sectionFailure Analysis of the DC-DC Converter: A Survey Two
different approaches can be used to quantify analytically the reliability
of the converter: the statistical approach based on the constant fail-
ure rate [160, 161] or the physics-of-failure (PoF) [160, 162–164]. The
first method uses the constant failure rate for converter’s components
according to the military handbook MIL-HDBK-217F [165], regard-
less the application or condition that the devices are subjected to. It
means that each component of the converter is considered a ’black-box’
with constant failure rate determined by the military handbook MIL-
HDBK-217F and then standard metric (e.g. Mean Time Between Fail-
ure [MTBF], Mean Time To Failure [MTTF]) are adopted to quantify
how robust the converter is. This approach might lead to inaccuracy
results, once all metrics are considered constant, regardless the condi-
tion, and no wearout is taken into account. In contrast, the second
methodology investigates deeply the possible causes of failures for each
device, considering the conditions (voltage, current, temperature, etc.)
and the mission profile of the converter. The PoF has a high level of
accuracy, but it is paid off by the high effort of modeling and computa-
tional implementation. Besides, the results are truthful for this specific
converter and application (mission profile). Whereas the first approach
is considered outdated, the second one requires too many data and very
high computational effort and it is valid a single application case.
This work does not intend to quantify analytically the reliability of
the dc-dc converter, but to identify the device most prone to fail in
field, considering different applications and conditions. Moreover, only
substantial and trustworthy data obtained either from academia and
industry were taken into account.
A.0.1 Methodology of the Study
To collect a meaningful amount of relevant data for this study, a survey
was carried out, in which several questions related to the converter fail-
ure were conceived and distributed to many industries and universities.
To draw a solid conclusion about the reliability of the SRC, informa-
tion related to the power converter, such as application, voltage/power
level, devices used and so on were required. Moreover, questions related
to the source authenticity, such as years of experience, affiliation, etc,
were also required, in order to ensure the validity of the collected data.
(The questions are described in the appendix A).
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The headquarter of companies involved on the survey are located
in different countries, such as: USA, Canada, Italy, Sweden, Germany,
Switzerland, Brazil, China, Tunisia, UK and India. On the other hand,
some of them export their product worldwide, e.g. the Huawei Tech-
nologies Co., Fulham Inc., Valeo, Powerbox Benelux BV and etc. It
means that most of the data obtained from these companies are not re-
lated to an unique sample of power converter, but their great experience
from several samples. It is an additional advantage for the accuracy of
this survey.
Even more importantly, the survey involves companies from different
market segments, with large experience and with mature product on
market. It reinforces the accuracy of the obtained data. Indeed, 72% of
the answers comes from industries with more than 10 years on market.
Information related to the experience of the participant of the survey
are summarized in Fig. A.2. With respect to the application of the
products involved on the survey, they are also summarized in Table A.1
and in Fig. A.2. The survey covers different application products that
are characterized in three different power levels: low power (<500 W),
medium power (500 W to 5 kW) and high power (>5 kW).
Tab. A.1: DC-DC Converter application according to the power level
Companies Countries
light emitter diodes (LED)
Low power Battery Charger
(<500 W) PSU (auxiliary)
UPS
Battery Charger (Automotive)
Medium power Power Supply for Space application
(500 W to 5 kW) PSU for motor driver
Datacenter/Telecom
Datacenter/Telecom
High power Distribution system (microgrid)
(>5 kW) Renewable energy interface
Welding power supply
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A.0.2 Results
The results of the survey are summarized in Fig. A.3 and Fig. A.4.
Fig. A.3 shows the most failure device of the converter. Regardless the
application and power level, the primary side semiconductor is listed
as the major failure source of the converter, followed by the resonant
capacitor. These two devices together are responsible for 72% of the
total failure faced on industry for this kind of converter. The fault on
the semiconductor of the primary side alone is responsible for almost
half of the damage of the converter, and it results mostly in short-circuit
of the device, according to the participants. The resonant capacitor, on
the other hand, opens the circuit during the fault, avoiding the power
to be delivered to the secondary side. The last failure is, at least,
not catastrophic, since the circuit is opened, avoiding further damage.
Failures on control and command (e.g. gate driver) platform comes in
third place followed by failures on semiconductor of the secondary side.
The occurrence of the failure on the SRC converter is presented in
Fig. A.4 (a). Note that the converter faults occurs occasionally in 60%
of the cases. Only 15% of the products covered in this survey presents
failure frequently. In this group of converters, all failure reported are
related to the semiconductor on the primary side. Additionally, these
converter applied for high power (i.e. 5kW) and they employ IGBT
devices on the primary side. The Fig. A.4 (b) shows the type of semi-
conductor used on the primary side of the converter covered in this
survey. Note that most of the products use the Super-Junction MOS-
FETs (SJ-MOSFETs), because of its high performance with low price.
0%
20%
40%
60%
80%
100%
Fig. A.2: information related to the participants of the survey (companies
and universities) and status, specification and application of the converter.
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Moreover, most application uses input voltage up to 900 V, enabling the
use of such semiconductor. Note that SiC-MOSFETs have been used
25% of the cases, illustrating a significant increasing of the application
of such technology. Note that the SiC-MOSFET has generally better
electric characteristics than the SJ-MOSFETs. On the other hand, its
higher price is the limiting for using this technology. As the cost is
a crucial aspect in industry, most of the companies choose for using
SJ-MOSFET instead.
Fig. A.3: Result from the survey: most vulnerable device to failure of the
SRC/LLC converter.
Fig. A.4: Result from the survey: (a) occurrence of the failure and (b)
technology of the semiconductors used on the primary side of the converter.
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A.1 Improving the Converter’s Availabil-
ity: Solutions
From the previous analysis, the semiconductors of the primary side and
the resonant capacitor have been recognized as the most vulnerable
devices to fail.
Most of the events that cause the semiconductors failure are related
to the malfunction of the auxiliary circuit (e.g. gate driver, auxiliary
power supply, forced cooling system, control system, etc) or unexpected
behavior of the load. Those events lead to three main failure cause on
the semiconductors: overcurrent (short-circuit current), overvoltage or
overtemperature. In fact, bug on the auxiliary circuit or unexpected
load behavior are classified as the primary root of failure and they
lead to the real failure mechanisms. Fig. A.5 shows the fundamental
failure mechanisms and the predominant primary events that leads to
such causes. As a matter of facts, the semiconductors might assume two
possible states, depending on the failure mechanisms: open-circuit (OC)
or short-circuit (SC) [117]. For voltage source converter, which is the
case of the SRC/LLC, the OC fault is not catastrophic, since the power
transfer will be naturally interrupted. Yet, in some applications, power
flow interruption is not tolerable. Instead, the SC fault is the main
issue, because it can cause destructive damage to the power converter.
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Fig. A.5: Failure mode effect analysis of the SRC/LLC converter.
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Fig. A.6: Most adopted solution in industry for avoiding failure on the
converter.
Even more importantly, the SC failure is not only the most destruc-
tive type that should be avoided, but also the most likely to happen
in the real application and then it deserves more attention. This can
be observed in Fig. A.5, in which the failure mode are related to the
failure mechanism and primary cause for each device.
With respect to the capacitor failure, the major primary causes are
related to the start-up of the converter and load behavior. Indeed, the
start-up leads to overvoltage on the capacitor if soft start-up is not used.
Furthermore, suddenly variation on load impedance entails not only to
overcurrent on the capacitor, but also over voltage. Normally, most of
the failures results in an OC condition [123] and the relation between
the primary cause, failure mechanism and failure mode are also shown
in Fig. A.5.
Avoiding the failure on those devices might enlarge considerably on
the converter’s availability. Thus, the most adopted solution in industry
and academia for such purpose are presented in Fig. A.6 and discussed
next.
A.1.1 Oversize components
To most simple solution is oversize the most critical components. This
is usually adopt in industry, mainly when the failure cause in unknown,
though penalizing the cost. In case of LLC or SRC converter, this
approach is very suitable for the resonant capacitor. The component
regularly fails because overstress of voltage or current, due to the unex-
pected operation, like overload, short-circuit or start-up. As a results,
the damaged capacitor behaves as an open the circuit, interrupting the
power flow. Therefore, oversize the capacitor is a simple and relatively
cheap solution. Contrarily, oversize the semiconductors is not recom-
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mended and very rarely adopted. Indeed, oversize the semiconductors
in voltage penalizes greatly the cost and efficiency of the converter, be-
cause the price and on resistance or drop voltage during the on-state of
the semiconductors is directly related to the voltage rating of the device.
Thus, higher voltage rated device means higher cost and higher losses.
Oversize the semiconductors in current might not solve the problem, in
most case, and then it is not adopted.
A.1.2 Redundancy
The most adopted solution for increasing the availability of the con-
verter is to use redundant converters. Redundancy has been employed
in many applications in which power interruption in not acceptable,
such as data center and distribution system (e.g. smart transformer
[53]). In this approach, the dc-dc converter is conceived by connecting
multiple modules as exemplified in Fig. A.7 (a) for data center applica-
tion. Once a module fails, the remaining ones are in charge to provide
the required power, maintaining the continuity of power flow. There
are two kind of redundancy: the stand-by and power sharing, as shown
in Fig. A.7 (b). In the stand-by redundancy, the extra converter (or
converters) remains inactive in normal operation and it is activated in
case of damaging on the main converter. Contrarily, in the power shar-
ing redundancy, all modules operate simultaneously sharing the power
among them and when one of them fails, the remaining ones assume
the total power. Regardless of the type, the redundancy approach im-
plies in extra cost, because more converters are needed. Thus, it is
considered a very expensive solution.
Traditionally, the redundancy approach uses an extra dc-dc con-
verter as a replaceable part of the entire system, as depicted in Fig.
A.7 (c). Alternatively, a redundancy approach using a cell of the con-
verter as the replaceable part of the entire system has been reported
in [89]. In this case, the dc-dc converter is based on a multiwinding
transformer, instead the traditional LLC or SRC, and several cells are
coupled to the same high frequency transformer (HFT) as depicted in
Fig. A.7 (d). In this approach, all cells of the converter operate si-
multaneously in normal condition, sharing the power among them. In
fault case, only the faulty cell is isolated from the entire system, as
exemplified in Fig. A.7 (d).
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Fig. A.7: Redundandy approach of converter: (a) example of application
of redundancy in datacenter application, (b) types of redundancy operation
(stand-by or power sharing), (c) standard redundacy scheme of dc-dc con-
verters ,(d) alternative redundancy scheme using multiwinding transformer
presented in [89].
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Unlike the traditional redundancy scheme where the faulty converter
(composed by two cells and one HFT) in replaced, in the method de-
scribed in Fig. A.7 (d), only a single cell is replaced. This reduces the
maintenance cost.
A.1.3 Fault Tolerant Approach
The fault tolerant feature contributes to increase the availability of sys-
tem and it is a cost-effective solution for such purpose. Several fault
tolerance methods have been proposed in literature and most of them
include a significant amount of extra hardware, such as semiconduc-
tors/leg redundancy [114,125] or series connection of fuses/switches to
isolate the fault [125–127]. Yet, this method is still more cost-effectively
than the redundancy approach.
From the existing fault tolerant methods presented in the literature,
the use of a redundant leg is the most popular one. It is shown in
Fig. A.8 (a) [125]. In this solution, an extra leg is used to replace
the damaged leg in case of fault. To isolate the faulty leg, fuses must
be connected in series with the semiconductors, opening the circuit
for the short-circuit case. Consequently, this solution requires many
additional components, increasing considerably the cost. Yet, the fuses
used in series with the main devices dissipate power, deteriorating the
converter’s efficiency. Another fault-tolerance approach was proposed
in [127] for the full-bridge phase-shift DC-DC converter, in which it is
reconfigured in an asymmetrical half-bridge converter. The proposed
topology is illustrated in Fig. A.8 (b), and it is valid only for OC
failure. Moreover, this technique also requires fuses in series with the
main devices, deteriorating the converter’s efficiency. Thus, this method
has limited application.
A promising fault tolerant solution with minimum of additional
hardware and no impact on converter’s efficiency has been proposed
in [113]. The modified topology of the SRC with fault tolerance capa-
bility, named as Fault Tolerant Full-Bridge SRC (FT-FB-SRC) is shown
in Fig. A.9 (a). This topology is resilient to OC or SC, making it a
suitable solution for every kind of semiconductor fault of the primary
side. The basic idea of this topology is to keep operating the converter
after the fault, (i.e. SC or OC of a semiconductor), but as a half-bridge
SRC (HB-SRC), instead the full-bridge (FB-SRC), isolating the faulty
leg.
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Fig. A.8: Existing fault tolerant approaches: (a) redundant leg [125], (b)
fault tolerant FBPS proposed in [127].
Fig. A.9: (a) Fault-Tolerant Full-Bridge SRC proposed in [113] and (b) its
operation under fault.
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Tab. A.2: Evaluation of different fault tolerant approaches
Extra devices FT-RL FT-FBPS 2 FT-FB-SRC
Semiconductors 6 4 2
Fuses 6 4 0
Capacitors 0 0 1
Others - central tap trafo -
Applied converters FB / SRC / LLC FB SRC/LLC
Failture type OC / SC OC OC / SC
Efficiency impact yes yes no
In fact, damaged device is used as a circuit path, and the FB-SRC
became a HB-SRC, as illustrated in Fig. A.9 (b). After the reconfig-
uration, the output voltage (Vo) drops to half of its value and for this
reasons a reconfigurable rectifier is required to keep the output voltage
constant, according to [113]. Compared to the previous fault tolerant
solution, this one uses only one extra device and no additional fuse.
The Table A.2 shows the comparison of the described existing meth-
ods with the proposed one, in terms of components and efficiency im-
pact. As can be noticed, the FT-FB-SRC provides an efficient and low
cost solution.
A.2 Conclusion
This survey has presented failure analysis of the Series Resonant DC-DC
converter (SRC) and LLC converter. In this study, a survey involving
companies and academia was carried out with the aim to recognize the
most vulnerable devices of the converter to failure.
The result from the survey shows that the primary side semiconduc-
tors are the most susceptible device of the SRC, and they are responsible
for almost half of the failure. The resonant capacitor is listed as the
second most susceptible device to failure, causing almost 25% of the
converter’s failure. These data are valid for different power level appli-
cation and semiconductors technology used on the primary side. Most
companies reported that the failures on the resonant capacitors occurs
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normally during the start-up or overload. Both conditions result in
overvoltage on the capacitor and subsequently its failure. Oversize the
resonant capacitor is normally adopted in industry, but unpredictable
behavior of the load still leads to this problem.
The major failure cause, i.e. semiconductors failure, can be over-
come using a fault tolerant approach. By doing so, the converter might
be resilient to semiconductors failure, remaining in operation. Among
the possible methodology, the FT-FB-SRC topology presented in this
paper is the most suitable one for such purpose.
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Nomenclature
Abbreviations
3L Three Level
3L-SRC Three Level Series Resonant Converter
AC Alternating Current
APS Auxiliary power supply
Asym-HB-SRC Asymmetric Half Bridge Series Resonant Converter
AVG Average
CCM Continuous Conduction Mode
CCU Communication and local Control Unit
CHB Cascaded H-bridge
DAB Dual Active Bridge
DC Direct Current
DCM Discontinuous Conduction Mode
DG Distributed Generator
DSCC Double-Star Chopper-Cell
EV Electric Vehicle
FB-PWM Full Bridge converter with Pulse-Width Modulation
FBR Full Bridge Rectifier
FB-SRC Full Bridge Series Resonant Converter
FT-SRC Fault Tolerant Series Resonant Converter
FT-FB-SRC Fault Tolerant Full Bridge Series Resonant Converter
FC Flying Capacitor
FC-SRC Flying Capacitor Series Resonant Converter
FMEA Failure Mode and Effect Analysis
GaN Gallium Nitride
GDU Gate Driver Unit
HB-SRC Half Bridge Series Resonant Converter
HF High Frequency
HFT High Frequency Transformer
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Nomenclature
HV High Voltage
HVDC High Voltage Direct Current
IGBT Insulated-Gate Bipolar Transistor
ISOP Input-Series Output-Parallel
LFT Low Frequency Transformer
LV Low Voltage
MAB Multiple Active Bridge
MF Medium Frequency
MIT Massachusetts Institute of Technology
MMC Modular Multilevel Converter
MMCC Modular Multilevel Cascaded Converter
MOSFET Metal-Oxide Semiconductor Field-Effect Transistor
MPPF Metalized Polypropylene Film
MV Medium Voltage
NPC Neutral Point Clamped
NPC-SRC Neutral Point Clamped Series Resonant Converter
OC Open Circuit
OLTC On-Load Tap Changer
PI Proportional-Integral
PR Power Routing
PRA Power Routing Approach
PSFB Phase-Shift Full-Bridge
PSFB-ZVS Phase-Shift Full-Bridge with Zero Voltage Switching
PSM Phase Shift Modulation
PV Photovoltaic
PWM Pulse-Width Modulation
QAB Quadruple Active Bridge
RMS Root-Mean-Square
RES Renewable Energy Sources
SC Short Circuit
Si Silicon
Sym-HB-SRC Symmetric Half Bridge Series Resonant Converter
SiC Silicon Carbide
SRC Series Resonant Converter
SSBC Single-Star Bridge-Cell
SST Solid State Transformer
ST Smart Transformer
STATCOM Static compensator
TCM Triangular Current Modulation
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Nomenclature
TPM Trapezoidal Modulation
TT Terra-Terra
VDR Voltage Doubler Rectifier
VSI Voltage Source Inverter
ZCS Zero Current Switching
ZVS Zero Voltage Switching
287

List of Publications
Different parts of the research findings presented in this dissertation and
of other research projects carried out in parallel have been published in
international scientific journals, conference proceedings and workshops.
The publications published by the author of this thesis developed during
the course of the PhD are.
Journal Papers
1. L.F. Costa, G. Buticchi, and M. Liserre, Optimum Design of a
Multiple-Active-Bridge DC-DC Converter for Smart Transformer.
IEEE Transactions on Power Electronics, 2018 (Early Access).
2. L.F. Costa, G. Buticchi, and M. Liserre, Comparative Analysis
of Multiple Active Bridge Converters Configurations in Modular
Smart Transformer. IEEE Transactions on Industrial Electronics,
2018 (Early Access).
3. L.F. Costa, G. Buticchi, and M. Liserre, A Family of Series-
Resonant DC–DC Converter With Fault-Tolerance Capability.
IEEE Transactions on Industry Applications, 2018.
4. G. Buticchi, D. Barater, L.F. Costa, M. Liserre, A PV-Inspired
Low-common mode Dual Active Bridge Converter for Aerospace
Applications. IEEE Transactions on Power Electronics, 2018 (Early
Access).
5. G. Buticchi, L.F. Costa, D. Barater, M. Liserre and Eugenio
Dominguez, A Quadruple Active Bridge Converter for the Storage
Integration on the More Electric Aircraft. IEEE Transactions on
Power Electronics, 2018 (Early Access).
289
List of Publications
6. L.F. Costa, G. Carne, G. Buticchi, and M. Liserre, The Smart
Transformer: A Solid-State Transformer Tailored to Provide An-
cillary Services to the Distribution Grid. IEEE Power Electronics
Magazine, Summer 2017.
7. L.F. Costa, G. Buticchi, and M. Liserre, Highly Efficient and Re-
liable SiC-Based DC–DC Converter for Smart Transformer. IEEE
Transactions on Industrial Electronics, 2017.
8. L.F. Costa, G. Buticchi, and M. Liserre, A Fault-Tolerant Series-
Resonant DC-DC Converter. IEEE Transactions on Power Elec-
tronics, Feb 2017.
9. L.F. Costa, G. Buticchi, and M. Liserre, Quad-Active-Bridge
DC-DC Converter as Cross-Link for Medium-Voltage Modular In-
verters, IEEE Transactions on Industry Applications, Feb 2017.
10. G. Buticchi, L.F. Costa, and M. Liserre, Improving System Ef-
ficiency for the More Electric Aircraft: A Look at DC-DC Con-
verters for the Avionic On-board DC Microgrid. IEEE Industrial
Electronics Magazine, Spring 2017.
11. M. Liserre, M. Andresen, L.F. Costa, and G. Buticchi, Power
Routing in Modular Smart Transformers: Active thermal con-
trol through uneven loading of cells. IEEE Industrial Electronics
Magazine, Spring 2016.
12. M. Liserre, G. Buticchi, M. Andresen, G. D. Carne, L.F. Costa,
and Z. X. Zou, The Smart Transformer: Impact on the electric
grid and technology challenges. IEEE Industrial Electronics Mag-
azine, Summer 2016.
Conference Papers
1. L. F. Costa, G. Buticchi and M. Liserre, ”Efficiency/Cost Trade-
off Design of a Multiple-Active-Bridge Converter for Smart Trans-
former,” 2018 IEEE Applied Power Electronics Conference and
Exposition (APEC), San Antonio, TX, 2018.
2. G. Buticchi, L. F. Costa, D. Barater and M. Liserre, ”A Quadru-
ple Active Bridge Converter as a Storage Interface in the More
Electric Aircraft” 2018 IEEE Applied Power Electronics Confer-
ence and Exposition (APEC), San Antonio, TX, 2018.
290
List of Publications
3. Y.J. Ko, A. Chub, L. F. Costa, M Andressen and M. Liserre,
”Smart Transformer Universal Operation” 2018 IEEE Applied
Power Electronics Conference and Exposition (APEC), San An-
tonio, TX, 2018.
4. L. F. Costa, G. Buticchi and M. Liserre, ”Highly efficient and reli-
able DC-DC converter for smart transformer,” 2017 IEEE Applied
Power Electronics Conference and Exposition (APEC), Tampa,
FL, 2017, pp. 184-190.
5. L. F. Costa, G. Buticchi and M. Liserre, ”A family of series-
resonant DC-DC converter with fault-tolerant capability,” 2017
IEEE Applied Power Electronics Conference and Exposition (APEC),
Tampa, FL, 2017, pp. 3378-3384.
6. L. F. Costa, F. Hoffmann, G. Buticchi and M. Liserre, ”Compar-
ative analysis of MAB dc-dc converters configurations in modular
smart transformer,” 2017 IEEE 8th International Symposium on
Power Electronics for Distributed Generation Systems (PEDG),
Florianopolis, 2017, pp. 1-8. (Best student paper award)
7. L. F. Costa, G. Buticchi and M. Liserre, ”Modular Smart Trans-
former architectures: An overview and proposal of a interphase
architecture,” 2017 IEEE 8th International Symposium on Power
Electronics for Distributed Generation Systems (PEDG), Floria-
nopolis, 2017, pp. 1-7.
8. G. Buticchi, L. Costa and M. Liserre, ”DC/DC conversion solu-
tions to enable smart-grid behavior in the aircraft electrical power
distribution system,” IECON 2017 - 43rd Annual Conference of
the IEEE Industrial Electronics Society, Beijing, 2017, pp. 4369-
4374.
9. A. Chub, L. Costa and M. Liserre, ”Analysis and design of asym-
metric quad-active-bridge converter,” IECON 2017 - 43rd Annual
Conference of the IEEE Industrial Electronics Society, Beijing,
2017, pp. 5367-5372.
10. G. Buticchi, L. Costa and M. Liserre, ”A quadruple active bridge
electrical power distribution system for the more electric aircraft,”
2017 IEEE 26th International Symposium on Industrial Electron-
ics (ISIE), Edinburgh, 2017, pp. 1851-1855.
291
List of Publications
11. G. Buticchi, L. Costa and M. Liserre, ”Resilient multi-bus distri-
bution in more electric aircraft by means of dual active bridges,”
2017 IEEE 26th International Symposium on Industrial Electron-
ics (ISIE), Edinburgh, 2017, pp. 1874-1878.
12. L. F. Costa, G. Buticchi and M. Liserre, ”Quadruple Active Bridge
DC-DC converter as the basic cell of a modular Smart Trans-
former,” 2016 IEEE Applied Power Electronics Conference and
Exposition (APEC), Long Beach, CA, 2016, pp. 2449-2456. (Best
presentation award)
13. L. Costa, G. Buticchi and M. Liserre, ”Bidirectional series-resonant
DC-DC converter with fault-tolerance capability for smart trans-
former,” 2016 IEEE Energy Conversion Congress and Exposition
(ECCE), Milwaukee, WI, 2016, pp. 1-7.
14. M. Andresen, L. F. Costa, G. Buticchi and M. Liserre, ”Smart
Transformer reliability and efficiency through modularity,” 2016
IEEE 8th International Power Electronics and Motion Control
Conference (IPEMC-ECCE Asia), Hefei, 2016, pp. 3241-3248.
15. G. Buticchi, M. Andresen, L. Costa and M. Liserre, ”Modular
DC/DC converter structure with multiple power flow paths for
smart transformer applications,” 2015 17th European Conference
on Power Electronics and Applications (EPE’15 ECCE-Europe),
Geneva, 2015, pp. 1-9.
16. L. F. Costa, G. Buticchi and M. Liserre, ”Comparison of ba-
sic power cells for quad-active-bridge DC-DC converter in smart
transformer,” 2015 17th European Conference on Power Electron-
ics and Applications (EPE’15 ECCE-Europe), Geneva, 2015, pp.
1-10.
17. L. F. Costa, G. Buticchi and M. Liserre, ”Quad-active-bridge as
cross-link for medium voltage modular inverters,” 2015 IEEE En-
ergy Conversion Congress and Exposition (ECCE), Montreal, QC,
2015, pp. 645-652.
292
Bibliography
[1] D. Baimel, S. Tapuchi, and N. Baimel, “Smart grid communi-
cation technologies- overview, research challenges and opportu-
nities,” in 2016 International Symposium on Power Electronics,
Electrical Drives, Automation and Motion (SPEEDAM), June
2016, pp. 116–120. DOI: 10.1109/SPEEDAM.2016.7526014
[2] S. A. Arefifar, M. Ordonez, and Y. Mohamed, “Voltage and
current controllability in multi-microgrid smart distribution sys-
tems,” IEEE Transactions on Smart Grid, vol. PP, no. 99, pp.
1–1, 2016. DOI: 10.1109/TSG.2016.2568999
[3] J. G. Kassakian and et al., “The future of the electricity grid: an
interdisciplinary mit study,” 2011, tech Report.
[4] F. Nejabatkhah and Y. W. Li, “Overview of power manage-
ment strategies of hybrid ac-dc microgrid,” IEEE Transactions
on Power Electronics, vol. 30, no. 12, pp. 7072–7089, Dec 2015.
DOI: 10.1109/TPEL.2014.2384999
[5] K. Moslehi and R. Kumar, “Smart grid - a reliability perspective,”
in 2010 Innovative Smart Grid Technologies (ISGT), Jan 2010,
pp. 1–8. DOI: 10.1109/ISGT.2010.5434765
[6] H. S. V. S. K. Nunna, S. Battula, S. Doolla, and D. Srini-
vasan, “Energy management in smart distribution systems
with vehicle-to-grid integrated microgrids,” IEEE Transac-
tions on Smart Grid, vol. PP, no. 99, pp. 1–1, 2017. DOI:
10.1109/TSG.2016.2646779
[7] D. Ranamuka, A. P. Agalgaonkar, and K. M. Muttaqi, “Online
voltage control in distribution systems with multiple voltage regu-
293
Bibliography
lating devices,” IEEE Transactions on Sustainable Energy, vol. 5,
no. 2, pp. 617–628, April 2014. DOI: 10.1109/TSTE.2013.2277719
[8] J. Brooks, R. Staab, J. Bowers, and H. Nienhaus, “Solid
state regulated power transformer with waveform conditioning
capability,” 1982, uS Patent 4,347,474.
[9] R. Bhuyan, A. R. Mor, P. Morshuis, G. C. Montanari, and
W. Erinkveld, “Analysis of the arcing process in on-load tap
changers by measuring the acoustic signature,” in 2014 IEEE
Electrical Insulation Conference (EIC), June 2014, pp. 193–197.
DOI: 10.1109/EIC.2014.6869374
[10] M. Wang, A. J. Vandermaar, and K. D. Srivastava, “Review of
condition assessment of power transformers in service,” IEEE
Electrical Insulation Magazine, vol. 18, no. 6, pp. 12–25, Nov
2002. DOI: 10.1109/MEI.2002.1161455
[11] R. Jongen, E. Gulski, P. Morshuis, J. Smit, and A. Janssen, “Sta-
tistical analysis of power transformer component life time data,”
in 2007 International Power Engineering Conference (IPEC
2007), Dec 2007, pp. 1273–1277.
[12] T. Suwanasri, E. Chaidee, and C. Adsoongnoen, “Failure statis-
tics and power transformer condition evaluation by dissolved gas
analysis technique,” in 2008 International Conference on Condi-
tion Monitoring and Diagnosis, April 2008, pp. 492–496. DOI:
10.1109/CMD.2008.4580333
[13] X. Luo, Z. Akhtar, C. K. Lee, B. Chaudhuri, S. C. Tan,
and S. Y. R. Hui, “Distributed voltage control with elec-
tric springs: Comparison with statcom,” IEEE Transactions
on Smart Grid, vol. 6, no. 1, pp. 209–219, Jan 2015. DOI:
10.1109/TSG.2014.2345072
[14] N. Efkarpidis, T. Wijnhoven, C. Gonzalez, T. D. Rybel, and
J. Driesen, “Coordinated voltage control scheme for flemish lv
distribution grids utilizing oltc transformers and d-statcom’s,” in
12th IET International Conference on Developments in Power
System Protection (DPSP 2014), March 2014, pp. 1–6. DOI:
10.1049/cp.2014.0041
294
Bibliography
[15] A. Q. Huang, “Medium-voltage solid-state transformer: Tech-
nology for a smarter and resilient grid,” IEEE Industrial Elec-
tronics Magazine, vol. 10, no. 3, pp. 29–42, Sept 2016. DOI:
10.1109/MIE.2016.2589061
[16] X. She, A. Q. Huang, and R. Burgos, “Review of solid-state
transformer technologies and their application in power distri-
bution systems,” IEEE Journal of Emerging and Selected Topics
in Power Electronics, vol. 1, no. 3, pp. 186–198, Sept 2013. DOI:
10.1109/JESTPE.2013.2277917
[17] J. Wang, A. Q. Huang, W. Sung, Y. Liu, and B. J. Baliga, “Smart
grid technologies,” IEEE Industrial Electronics Magazine, vol. 3,
no. 2, pp. 16–23, June 2009. DOI: 10.1109/MIE.2009.932583
[18] J. E. Huber and J. W. Kolar, “Solid-state transformers: On the
origins and evolution of key concepts,” IEEE Industrial Elec-
tronics Magazine, vol. 10, no. 3, pp. 19–28, Sept 2016. DOI:
10.1109/MIE.2016.2588878
[19] M. Liserre, G. Buticchi, M. Andresen, G. D. Carne, L. F. Costa,
and Z. X. Zou, “The smart transformer: Impact on the elec-
tric grid and technology challenges,” IEEE Industrial Electron-
ics Magazine, vol. 10, no. 2, pp. 46–58, Summer 2016. DOI:
10.1109/MIE.2016.2551418
[20] E. McMurray, “Power converter circuits having a high frequency
link,” 1968, u.S. Patent US3517300.
[21] D. Dujic, F. Kieferndorf, F. Canales, and U. Drofenik,
“Power electronic traction transformer technology,” in Pro-
ceedings of The 7th International Power Electronics and Mo-
tion Control Conference, vol. 1, June 2012, pp. 636–642. DOI:
10.1109/IPEMC.2012.6258820
[22] A. Q. Huang, M. L. Crow, G. T. Heydt, J. P. Zheng, and
S. J. Dale, “The future renewable electric energy delivery and
management (freedm) system: The energy internet,” Proceed-
ings of the IEEE, vol. 99, no. 1, pp. 133–148, Jan 2011. DOI:
10.1109/JPROC.2010.2081330
[23] B. Olek and M. Wierzbowski, “Local energy balancing and ancil-
lary services in low-voltage networks with distributed generation,
295
Bibliography
energy storage, and active loads,” IEEE Transactions on Indus-
trial Electronics, vol. 62, no. 4, pp. 2499–2508, April 2015. DOI:
10.1109/TIE.2014.2377134
[24] L. Meysenc, P. Stefanutti, P. Noisette, N. Hugo, and A. Akdag,
“Multilevel ac/dc converter for traction application,” 2009, u.S.
Patent US7558087.
[25] N. Hugo, P. Stefanutti, M. Pellerin, and A. Akdag, “Power elec-
tronics traction transformer,” in 2007 European Conference on
Power Electronics and Applications, Sept 2007, pp. 1–10. DOI:
10.1109/EPE.2007.4417649
[26] M. Steiner and H. Reinold, “Medium frequency topology
in railway applications,” in 2007 European Conference on
Power Electronics and Applications, Sept 2007, pp. 1–10. DOI:
10.1109/EPE.2007.4417570
[27] J. Taufiq, “Power electronics technologies for railway vehicles,”
in 2007 Power Conversion Conference - Nagoya, April 2007, pp.
1388–1393. DOI: 10.1109/PCCON.2007.373146
[28] J. Martin, P. Ladoux, B. Chauchat, J. Casarin, and S. Nico-
lau, “Medium frequency transformer for railway traction: Soft
switching converter with high voltage semi-conductors,” in
2008 International Symposium on Power Electronics, Electrical
Drives, Automation and Motion, June 2008, pp. 1180–1185. DOI:
10.1109/SPEEDHAM.2008.4581221
[29] C. Zhao, D. Dujic, A. Mester, J. K. Steinke, M. Weiss, S. Lewdeni-
Schmid, T. Chaudhuri, and P. Stefanutti, “Power electronic trac-
tion transformer: Medium voltage prototype,” IEEE Transac-
tions on Industrial Electronics, vol. 61, no. 7, pp. 3257–3268, July
2014. DOI: 10.1109/TIE.2013.2278960
[30] D. Dujic, C. Zhao, A. Mester, J. K. Steinke, M. Weiss, S. Lewdeni-
Schmid, T. Chaudhuri, and P. Stefanutti, “Power electronic trac-
tion transformer-low voltage prototype,” IEEE Transactions on
Power Electronics, vol. 28, no. 12, pp. 5522–5534, Dec 2013. DOI:
10.1109/TPEL.2013.2248756
296
Bibliography
[31] M. Glinka and R. Marquardt, “A new ac/ac multilevel converter
family,” IEEE Transactions on Industrial Electronics, vol. 52,
no. 3, pp. 662–669, June 2005. DOI: 10.1109/TIE.2005.843973
[32] M. Glinka, “Prototype of multiphase modular-multilevel-
converter with 2 mw power rating and 17-level-output-voltage,” in
2004 IEEE 35th Annual Power Electronics Specialists Conference
(IEEE Cat. No.04CH37551), vol. 4, 2004, pp. 2572–2576 Vol.4.
DOI: 10.1109/PESC.2004.1355234
[33] X. She, X. Yu, F. Wang, and A. Q. Huang, “Design and demon-
stration of a 3.6-kv 120-v/10-kva solid-state transformer for smart
grid application,” IEEE Trans on Power Elect, vol. 29, no. 8, pp.
3982–3996, Aug 2014. DOI: 10.1109/TPEL.2013.2293471
[34] F. Wang, G. Wang, A. Huang, W. Yu, and X. Ni, “Design and op-
eration of a 3.6kv high performance solid state transformer based
on 13kv sic mosfet and jbs diode,” in 2014 IEEE Energy Conver-
sion Congress and Exposition (ECCE), Sept 2014, pp. 4553–4560.
DOI: 10.1109/ECCE.2014.6954024
[35] F. Wang, Gangyao, A. Huang, Wensong, and X. Ni, “A 3.6kv high
performance solid state transformer based on 13kv sic mosfet,” in
2014 IEEE 5th International Symposium on Power Electronics
for Distributed Generation Systems (PEDG), June 2014, pp. 1–8.
DOI: 10.1109/PEDG.2014.6878693
[36] S. Madhusoodhanan, A. Tripathi, D. Patel, K. Mainali, A. Ka-
davelugu, S. Hazra, S. Bhattacharya, and K. Hatua, “Solid-state
transformer and mv grid tie applications enabled by 15 kv sic igbts
and 10 kv sic mosfets based multilevel converters,” IEEE Trans-
actions on Industry Applications, vol. 51, no. 4, pp. 3343–3360,
July 2015. DOI: 10.1109/TIA.2015.2412096
[37] K. Mainali, A. Tripathi, S. Madhusoodhanan, A. Kadavelugu,
D. Patel, S. Hazra, K. Hatua, and S. Bhattacharya, “A trans-
formerless intelligent power substation: A three-phase sst enabled
by a 15-kv sic igbt,” IEEE Power Electron Magazine, vol. 2, no. 3,
pp. 31–43, Sept 2015. DOI: 10.1109/MPEL.2015.2449271
[38] M. K. Das, C. Capell, D. E. Grider, S. Leslie, J. Ostop, R. Raju,
M. Schutten, J. Nasadoski, and A. Hefner, “10 kv, 120 a sic
297
Bibliography
half h-bridge power mosfet modules suitable for high frequency,
medium voltage applications,” in 2011 IEEE Energy Conver-
sion Congress and Exposition, Sept 2011, pp. 2689–2692. DOI:
10.1109/ECCE.2011.6064129
[39] J. Huber and J. W. Kolar, “Solid-state transformers (sst) con-
cepts, challenges and opportunities,” 2016.
[40] S. Bifaretti, P. Zanchetta, A. Watson, L. Tarisciotti, and J. C.
Clare, “Advanced power electronic conversion and control system
for universal and flexible power management,” IEEE Transac-
tions on Smart Grid, vol. 2, no. 2, pp. 231–243, June 2011. DOI:
10.1109/TSG.2011.2115260
[41] J. Clare, “Advanced power converters for universal and flexi-
ble power management in future electricity networks,” in 2009
13th European Conference on Power Electronics and Applications,
Sept 2009, pp. 1–29.
[42] H. Q. S. Dang, A. Watson, J. Clare, P. Wheeler, S. Kenzelmann,
Y. R. de Novaes, and A. Rufer, “Advanced integration of multi-
level converters into power system,” in 2008 34th Annual Con-
ference of IEEE Industrial Electronics, Nov 2008, pp. 3188–3194.
DOI: 10.1109/IECON.2008.4758471
[43] K. Basu, A. Shahani, A. K. Sahoo, and N. Mohan, “A single-
stage solid-state transformer for pwm ac drive with source-based
commutation of leakage energy,” IEEE Transactions on Power
Electronics, vol. 30, no. 3, pp. 1734–1746, March 2015. DOI:
10.1109/TPEL.2014.2320996
[44] H. Qin and J. W. Kimball, “Solid-state transformer architecture
using ac-ac dual-active-bridge converter,” IEEE Transactions on
Industrial Electronics, vol. 60, no. 9, pp. 3720–3730, Sept 2013.
DOI: 10.1109/TIE.2012.2204710
[45] H. Chen, A. Prasai, R. Moghe, K. Chintakrinda, and D. Di-
van, “A 50-kva three-phase solid-state transformer based on
the minimal topology: Dyna-c,” IEEE Transactions on Power
Electronics, vol. 31, no. 12, pp. 8126–8137, Dec 2016. DOI:
10.1109/TPEL.2016.2518641
298
Bibliography
[46] H. Chen, A. Prasai, and D. Divan, “Dyna-c: A minimal topology
for bidirectional solid-state transformers,” IEEE Transactions on
Power Electronics, vol. 32, no. 2, pp. 995–1005, Feb 2017. DOI:
10.1109/TPEL.2016.2547983
[47] L. F. Costa, F. Hoffmann, G. Buticchi, and M. Liserre, “Com-
parative analysis of mab dc-dc converters configurations in mod-
ular smart transformer,” in 2017 IEEE 8th International Sym-
posium on Power Electronics for Distributed Generation Systems
(PEDG), April 2017, pp. 1–8. DOI: 10.1109/PEDG.2017.7972558
[48] M. Liserre, M. Andresen, L. Costa, and G. Buticchi, “Power
routing in modular smart transformers: Active thermal con-
trol through uneven loading of cells,” IEEE Industrial Elec-
tronics Magazine, vol. 10, no. 3, pp. 43–53, Fall 2016. DOI:
10.1109/MIE.2016.2588898
[49] L. Costa, G. Buticchi, and M. Liserre, “Highly efficient and re-
liable sic-based dc-dc converter for smart transformer,” IEEE
Transactions on Industrial Electronics, vol. PP, no. 99, pp. 1–1,
2017. DOI: 10.1109/TIE.2017.2696481
[50] R. M. Burkart and J. W. Kolar, “Comparative eta - rho - sigma
pareto optimization of si and sic multilevel dual-active-bridge
topologies with wide input voltage range,” IEEE Transactions
on Power Electronics, vol. 32, no. 7, pp. 5258–5270, July 2017.
DOI: 10.1109/TPEL.2016.2614139
[51] R. M. Burkart and J. W. Kolar, “Comparative life cycle cost
analysis of si and sic pv converter systems based on advanced
eta- rho-sigma multiobjective optimization techniques,” IEEE
Transactions on Power Electronics, vol. 32, no. 6, pp. 4344–4358,
June 2017. DOI: 10.1109/TPEL.2016.2599818
[52] P. Zumel, C. Ferna´ndez, A. de Castro, and O. Garc´ıa, “Ef-
ficiency improvement in multiphase converter by changing dy-
namically the number of phases,” in 2006 37th IEEE Power
Electronics Specialists Conference, June 2006, pp. 1–6. DOI:
10.1109/pesc.2006.1712202
[53] L. Costa, G. Carne, G. Buticchi, and M. Liserre, “Power routing
in modular smart transformers: Active thermal control through
299
Bibliography
uneven loading of cells,” IEEE Power Electronics Magazine,
vol. 10, no. 2, Summer 2017.
[54] A. Lesnicar and R. Marquardt, “An innovative modular multilevel
converter topology suitable for a wide power range,” in 2003 IEEE
Bologna Power Tech Conference Proceedings,, vol. 3, June 2003,
pp. 6 pp. Vol.3–. DOI: 10.1109/PTC.2003.1304403
[55] R. H. Baker and L. H. Bannister, “Electric power converter,”
1971, u.S. Patent US3867643 A.
[56] L. G. Franquelo, J. Rodriguez, J. I. Leon, S. Kouro, R. Portillo,
and M. A. M. Prats, “The age of multilevel converters arrives,”
IEEE Industrial Electronics Magazine, vol. 2, no. 2, pp. 28–39,
June 2008. DOI: 10.1109/MIE.2008.923519
[57] L. M. Tolbert, F. Z. Peng, and T. G. Habetler, “Multilevel
converters for large electric drives,” IEEE Transactions on In-
dustry Applications, vol. 35, no. 1, pp. 36–44, Jan 1999. DOI:
10.1109/28.740843
[58] M. Malinowski, K. Gopakumar, J. Rodriguez, and M. A. Perez,
“A survey on cascaded multilevel inverters,” IEEE Transactions
on Industrial Electronics, vol. 57, no. 7, pp. 2197–2206, July 2010.
DOI: 10.1109/TIE.2009.2030767
[59] J. Rodriguez, S. Bernet, B. Wu, J. O. Pontt, and S. Kouro,
“Multilevel voltage-source-converter topologies for industrial
medium-voltage drives,” IEEE Transactions on Industrial Elec-
tronics, vol. 54, no. 6, pp. 2930–2945, Dec 2007. DOI:
10.1109/TIE.2007.907044
[60] S. Kouro, M. Malinowski, K. Gopakumar, J. Pou, L. G. Fran-
quelo, B. Wu, J. Rodriguez, M. A. Perez, and J. I. Leon, “Re-
cent advances and industrial applications of multilevel convert-
ers,” IEEE Transactions on Industrial Electronics, vol. 57, no. 8,
pp. 2553–2580, Aug 2010. DOI: 10.1109/TIE.2010.2049719
[61] H. Akagi, “Classification, terminology, and application of the
modular multilevel cascade converter (mmcc),” IEEE Transac-
tions on Power Electronics, vol. 26, no. 11, pp. 3119–3130, Nov
2011. DOI: 10.1109/TPEL.2011.2143431
300
Bibliography
[62] R. Marquardt, A. Lesnicar, and J. Hildinger, “Modulares strom-
richterkonzept fuer netzkupplungsanwendungen bei hohen span-
nungen,” in ETG-Conference, May 2002.
[63] S. Kenzelmann, “Modular dc/dc converter for dc distribution
and collection networks,” Ph.D. dissertation, E´cole Polytechnique
Federale de Lausanne, The address of the publisher, 2012.
[64] B. Wu, High Power Converters and AC Drives. John Wiley and
Sons, 2007.
[65] R. Lai, Y. Pei, F. Wang, R. Burgos, D. Boroyevich, T. A. Lipo,
V. Immanuel, and K. Karimi, “A systematic evaluation of ac-fed
converter topologies for light weight motor drive applications us-
ing sic semiconductor devices,” in 2007 IEEE International Elec-
tric Machines Drives Conference, vol. 2, May 2007, pp. 1300–
1305. DOI: 10.1109/IEMDC.2007.383617
[66] T. Zhao, “Design and control of a cascaded h-bridge converter
based solid state transformer (sst),” Ph.D. dissertation, North
Carolina State University, The address of the publisher, 2010.
[67] L. F. Costa, G. Buticchi, and M. Liserre, “Quad-active-bridge as
cross-link for medium voltage modular inverters,” in IEEE En-
ergy Conversion Congress and Exposition (ECCE), Sept 2015,
pp. 645–652. DOI: 10.1109/ECCE.2015.7309750
[68] L. Schrittwieser, M. Leibl, M. Haider, F. Tho¨ny, J. W. Kolar,
and T. B. Soeiro, “99.3dc distribution systems,” in 2017 IEEE
Applied Power Electronics Conference and Exposition (APEC),
March 2017, pp. 2173–2178. DOI: 10.1109/APEC.2017.7931000
[69] B. Benkendorff, F. W. Fuchs, and M. Liserre, “Simulated and
measured efficiency verification power circulation method of a
high power low voltage npc converter for wind turbines,” in
2016 18th European Conference on Power Electronics and Ap-
plications (EPE’16 ECCE Europe), Sept 2016, pp. 1–10. DOI:
10.1109/EPE.2016.7695593
[70] Y. Shi, R. Xie, L. Wang, Y. Shi, and H. Li, “Switching char-
acterization and short-circuit protection of 1200v sic mosfet t-
type module in pv inverter application,” IEEE Transactions
301
Bibliography
on Industrial Electronics, vol. PP, no. 99, pp. 1–1, 2017. DOI:
10.1109/TIE.2017.2682800
[71] J. Colmenares, D. Peftitsis, J. Rabkowski, D. P. Sadik, G. Tolstoy,
and H. P. Nee, “High-efficiency 312-kva three-phase inverter us-
ing parallel connection of silicon carbide mosfet power modules,”
IEEE Transactions on Industry Applications, vol. 51, no. 6, pp.
4664–4676, Nov 2015. DOI: 10.1109/TIA.2015.2456422
[72] R. W. A. A. D. Doncker, D. M. Divan, and M. H. Kher-
aluwala, “A three-phase soft-switched high-power-density dc/dc
converter for high-power applications,” IEEE Transactions on In-
dustry Applications, vol. 27, no. 1, pp. 63–73, Jan 1991. DOI:
10.1109/28.67533
[73] C. Gammeter, F. Krismer, and J. W. Kolar, “Comprehensive
conceptualization, design, and experimental verification of a
weight-optimized all-sic 2 kv/700 v dab for an airborne wind
turbine,” IEEE Journal of Emerging and Selected Topics in
Power Electronics, vol. 4, no. 2, pp. 638–656, June 2016. DOI:
10.1109/JESTPE.2015.2459378
[74] J. Everts, F. Krismer, J. V. den Keybus, J. Driesen, and J. W.
Kolar, “Optimal zvs modulation of single-phase single-stage bidi-
rectional dab ac-dc converters,” IEEE Transactions on Power
Electronics, vol. 29, no. 8, pp. 3954–3970, Aug 2014. DOI:
10.1109/TPEL.2013.2292026
[75] A. Rodr´ıguez, A. Va´zquez, D. G. Lamar, M. M. Hernando, and
J. Sebastia´n, “Different purpose design strategies and techniques
to improve the performance of a dual active bridge with phase-
shift control,” IEEE Transactions on Power Electronics, vol. 30,
no. 2, pp. 790–804, Feb 2015. DOI: 10.1109/TPEL.2014.2309853
[76] G. G. Oggier and M. Ordonez, “High-efficiency dab converter
using switching sequences and burst mode,” IEEE Transactions
on Power Electronics, vol. 31, no. 3, pp. 2069–2082, March 2016.
DOI: 10.1109/TPEL.2015.2440753
[77] Y. W. Cho, W. J. Cha, J. M. Kwon, and B. H. Kwon, “High-
efficiency bidirectional dab inverter using a novel hybrid modula-
tion for stand-alone power generating system with low input vol-
302
Bibliography
tage,” IEEE Transactions on Power Electronics, vol. 31, no. 6,
pp. 4138–4147, June 2016. DOI: 10.1109/TPEL.2015.2476336
[78] T. Todorcˇevic´, R. van Kessel, P. Bauer, and J. A. Ferreira,
“A modulation strategy for wide voltage output in dab-based
dc-dc modular multilevel converter for deap wave energy con-
version,” IEEE Journal of Emerging and Selected Topics in
Power Electronics, vol. 3, no. 4, pp. 1171–1181, Dec 2015. DOI:
10.1109/JESTPE.2015.2449756
[79] N. H. Baars, J. Everts, H. Huisman, J. L. Duarte, and E. A.
Lomonova, “A 80-kw isolated dc-dc converter for railway applica-
tions,” IEEE Transactions on Power Electronics, vol. 30, no. 12,
pp. 6639–6647, Dec 2015. DOI: 10.1109/TPEL.2015.2396006
[80] G. Waltrich, M. A. M. Hendrix, and J. L. Duarte, “Three-
phase bidirectional dc/dc converter with six inverter legs in
parallel for ev applications,” IEEE Transactions on Industrial
Electronics, vol. 63, no. 3, pp. 1372–1384, March 2016. DOI:
10.1109/TIE.2015.2494001
[81] H. van Hoek, M. Neubert, and R. W. D. Doncker, “Enhanced mo-
dulation strategy for a three-phase dual active bridge: Boosting
efficiency of an electric vehicle converter,” IEEE Transactions on
Power Electronics, vol. 28, no. 12, pp. 5499–5507, Dec 2013. DOI:
10.1109/TPEL.2013.2251905
[82] Z. Wang and H. Li, “A soft switching three-phase current-fed
bidirectional dc-dc converter with high efficiency over a wide input
voltage range,” IEEE Transactions on Power Electronics, vol. 27,
no. 2, pp. 669–684, Feb 2012. DOI: 10.1109/TPEL.2011.2160284
[83] S. Bal, A. K. Rathore, and D. Srinivasan, “Naturally commu-
tated current-fed three-phase bidirectional soft-switching dc-dc
converter with 120; modulation technique,” IEEE Transactions
on Industry Applications, vol. 52, no. 5, pp. 4354–4364, Sept 2016.
DOI: 10.1109/TIA.2016.2558565
[84] D. Sha, F. You, and X. Wang, “A high-efficiency current-fed
semi-dual-active bridge dc-dc converter for low input voltage ap-
plications,” IEEE Transactions on Industrial Electronics, vol. 63,
no. 4, pp. 2155–2164, April 2016. DOI: 10.1109/TIE.2015.2506625
303
Bibliography
[85] N. H. Baars, J. Everts, C. G. E. Wijnands, and E. A. Lomonova,
“Performance evaluation of a three-phase dual active bridge dc-
dc converter with different transformer winding configurations,”
IEEE Transactions on Power Electronics, vol. 31, no. 10, pp.
6814–6823, Oct 2016. DOI: 10.1109/TPEL.2015.2506703
[86] H. Tao, A. Kotsopoulos, J. L. Duarte, and M. A. M. Hendrix,
“Family of multiport bidirectional dc-dc converters,” IEE Pro-
ceedings - Electric Power Applications, vol. 153, no. 3, pp. 451–
458, May 2006. DOI: 10.1049/ip-epa:20050362
[87] S. Falcones, R. Ayyanar, and X. Mao, “A dc-dc multiport-
converter-based solid-state transformer integrating dis-
tributed generation and storage,” IEEE Trans on Power
Elect, vol. 28, no. 5, pp. 2192–2203, May 2013. DOI:
10.1109/TPEL.2012.2215965
[88] L. F. Costa, G. Buticchi, and M. Liserre, “Quad-active-bridge dc-
dc converter as cross-link for medium-voltage modular inverters,”
IEEE Transactions on Industry Applications, vol. 53, no. 2, pp.
1243–1253, March 2017. DOI: 10.1109/TIA.2016.2633539
[89] L. F. Costa, G. Buticchi, and M. Liserre, “Quadruple active
bridge dc-dc converter as the basic cell of a modular smart
transformer,” in 2016 IEEE Applied Power Electronics Confer-
ence and Exposition (APEC), March 2016, pp. 2449–2456. DOI:
10.1109/APEC.2016.7468209
[90] J. L. Duarte, M. Hendrix, and M. G. Simoes, “Three-port bidirec-
tional converter for hybrid fuel cell systems,” IEEE Transactions
on Power Electronics, vol. 22, no. 2, pp. 480–487, March 2007.
DOI: 10.1109/TPEL.2006.889928
[91] C. Zhao, S. D. Round, and J. W. Kolar, “An isolated three-port
bidirectional dc-dc converter with decoupled power flow manage-
ment,” IEEE Transactions on Power Electronics, vol. 23, no. 5,
pp. 2443–2453, Sept 2008. DOI: 10.1109/TPEL.2008.2002056
[92] S. Inoue and H. Akagi, “A bidirectional isolated dc/dc con-
verter as a core circuit of the next-generation medium-voltage
power conversion system,” IEEE Transactions on Power Elec-
tronics, vol. 22, no. 2, pp. 535–542, March 2007. DOI:
10.1109/TPEL.2006.889939
304
Bibliography
[93] Y. Gu, Z. Lu, L. Hang, Z. Qian, and G. Huang, “Three-
level llc series resonant dc/dc converter,” IEEE Transactions on
Power Electronics, vol. 20, no. 4, pp. 781–789, July 2005. DOI:
10.1109/TPEL.2005.850921
[94] I. O. Lee and G. W. Moon, “Analysis and design of a three-level llc
series resonant converter for high- and wide-input-voltage appli-
cations,” IEEE Transactions on Power Electronics, vol. 27, no. 6,
pp. 2966–2979, June 2012. DOI: 10.1109/TPEL.2011.2174381
[95] T. LaBella, W. Yu, J. S. Lai, M. Senesky, and D. Anderson, “A
bidirectional-switch-based wide-input range high-efficiency iso-
lated resonant converter for photovoltaic applications,” IEEE
Transactions on Power Electronics, vol. 29, no. 7, pp. 3473–3484,
July 2014. DOI: 10.1109/TPEL.2013.2282258
[96] R. Yu, G. K. Y. Ho, B. M. H. Pong, B. W. K. Ling, and
J. Lam, “Computer-aided design and optimization of high-
efficiency llc series resonant converter,” IEEE Transactions on
Power Electronics, vol. 27, no. 7, pp. 3243–3256, July 2012. DOI:
10.1109/TPEL.2011.2179562
[97] B. Gu, J. S. Lai, N. Kees, and C. Zheng, “Hybrid-switching
full-bridge dc-dc converter with minimal voltage stress of bridge
rectifier, reduced circulating losses, and filter requirement for
electric vehicle battery chargers,” IEEE Transactions on Power
Electronics, vol. 28, no. 3, pp. 1132–1144, March 2013. DOI:
10.1109/TPEL.2012.2210565
[98] R. L. Steigerwald, “A comparison of half-bridge resonant con-
verter topologies,” IEEE Transactions on Power Electronics,
vol. 3, no. 2, pp. 174–182, Apr 1988. DOI: 10.1109/63.4347
[99] K. Afridi, “Resonant and soft-switching techniques in power elec-
tronics,” Department of Electrical, Computer and Energy, Col-
orado University, Colorado, USA, 2014.
[100] P. K. Jain, “Power electronic course: resonant dc/dc converters,”
Department of Electrical and Computer Engineering, Queen’s
University,, Canada, Ontario, 2016.
305
Bibliography
[101] R. Ramachandran and M. Nymand, “A 98.8isolated dc-dc gan
converter,” in 2016 IEEE Applied Power Electronics Confer-
ence and Exposition (APEC), March 2016, pp. 609–614. DOI:
10.1109/APEC.2016.7467934
[102] U. Badstuebner, J. Biela, and J. W. Kolar, “An optimized, 99%
efficient, 5 kw, phase-shift pwm dc-dc converter for data centers
and telecom applications,” in The 2010 International Power Elec-
tronics Conference - ECCE ASIA -, June 2010, pp. 626–634. DOI:
10.1109/IPEC.2010.5543337
[103] J. Casady, “Power products commercial roadmap for sic from
2012-2020,” Direct-Drive Motor Workshop, 2014.
[104] J. Palmour, “Power products rel data & pricing forecasts for 650v-
15kv sic power modules, mosfets & diodes,” Direct-Drive Motor
Workshop, 2014.
[105] “Cree wolfspeed,” http://www.wolfspeed.com/rf, accessed: 2017-
06-12.
[106] P. Salmeron, J. C. Montano, J. R. Vazquez, J. Prieto, and
A. Perez, “Compensation in nonsinusoidal, unbalanced three-
phase four-wire systems with active power-line conditioner,”
IEEE Transactions on Power Delivery, vol. 19, no. 4, pp. 1968–
1974, Oct 2004. DOI: 10.1109/TPWRD.2004.829150
[107] J. Liang, T. C. Green, C. Feng, and G. Weiss, “Increasing voltage
utilization in split-link, four-wire inverters,” IEEE Transactions
on Power Electronics, vol. 24, no. 6, pp. 1562–1569, June 2009.
DOI: 10.1109/TPEL.2009.2013351
[108] R. Zhang, V. H. Prasad, D. Boroyevich, and F. C. Lee, “Three-
dimensional space vector modulation for four-leg voltage-source
converters,” IEEE Transactions on Power Electronics, vol. 17,
no. 3, pp. 314–326, May 2002. DOI: 10.1109/TPEL.2002.1004239
[109] M. A. Perales, M. M. Prats, R. Portillo, J. L. Mora, J. I. Leon,
and L. G. Franquelo, “Three-dimensional space vector modulation
in abc coordinates for four-leg voltage source converters,” IEEE
Power Electronics Letters, vol. 1, no. 4, pp. 104–109, Dec 2003.
DOI: 10.1109/LPEL.2004.825553
306
Bibliography
[110] A. Nabae, I. Takahashi, and H. Akagi, “A new neutral-point-
clamped pwm inverter,” IEEE Transactions on Industry Ap-
plications, vol. IA-17, no. 5, pp. 518–523, Sept 1981. DOI:
10.1109/TIA.1981.4503992
[111] J. Moia and M. L. Heldwein, “Three-level npc-based bidirectional
pwm converter operation for high availability/power quality bipo-
lar dc distribution networks,” in 2013 15th European Conference
on Power Electronics and Applications (EPE), Sept 2013, pp. 1–
10. DOI: 10.1109/EPE.2013.6634451
[112] G. Buticchi, M. Andresen, M. Wutti, and M. Liserre, “Lifetime-
based power routing of a quadruple active bridge dc/dc con-
verter,” IEEE Transactions on Power Electronics, vol. 32, no. 11,
pp. 8892–8903, Nov 2017. DOI: 10.1109/TPEL.2017.2650258
[113] L. Costa, G. Buticchi, and M. Liserre, “A fault-tolerant
series-resonant dc-dc converter,” IEEE Transactions on Power
Electronics, vol. 32, no. 2, pp. 900–905, Feb 2017. DOI:
10.1109/TPEL.2016.2585668
[114] E. Ribeiro, A. Cardoso, and C. Boccaletti, “Fault-tolerant strat-
egy for a photovoltaic dc-dc converter,” IEEE Transactions on
Power Electronics, vol. 28, no. 6, pp. 3008–3018, June 2013. DOI:
10.1109/TPEL.2012.2226059
[115] “Power technology roadmap: Trends 2012-2017,” Power Sources
Manufacturers Association, USA, 2013.
[116] W. s. Choi, S. m. Young, and D. w. Kim, “Analysis of mosfet
failure modes in llc resonant converter,” in INTELEC 2009 - 31st
International Telecommunications Energy Conference, Oct 2009,
pp. 1–6. DOI: 10.1109/INTLEC.2009.5351877
[117] R. Wu, F. Blaabjerg, H. Wang, M. Liserre, and F. Iannuzzo,
“Catastrophic failure and fault-tolerant design of igbt power elec-
tronic converters - an overview,” in Conference of the IEEE Indus-
trial Electronics Society (IECON), Nov 2013, pp. 507–513. DOI:
10.1109/IECON.2013.6699187
[118] B. Lu and S. Sharma, “A literature review of igbt fault diagnostic
and protection methods for power inverters,” IEEE Transactions
307
Bibliography
on Industry Applications, vol. 45, no. 5, pp. 1770–1777, Sept 2009.
DOI: 10.1109/TIA.2009.2027535
[119] H. Wang and F. Blaabjerg, “Reliability of capacitors for dc-link
applications in power electronic converters: An overview,” IEEE
Transactions on Industry Applications, vol. 50, no. 5, pp. 3569–
3578, Sept 2014. DOI: 10.1109/TIA.2014.2308357
[120] W. G. Hurley, E. Gath, and J. G. Breslin, “Optimizing the ac re-
sistance of multilayer transformer windings with arbitrary current
waveforms,” IEEE Transactions on Power Electronics, vol. 15,
no. 2, pp. 369–376, Mar 2000. DOI: 10.1109/63.838110
[121] K. Venkatachalam, C. R. Sullivan, T. Abdallah, and H. Tacca,
“Accurate prediction of ferrite core loss with nonsinusoidal wave-
forms using only steinmetz parameters,” in Computers in Power
Electronics, 2002. Proceedings. 2002 IEEE Workshop on, June
2002, pp. 36–41. DOI: 10.1109/CIPE.2002.1196712
[122] M. K. Kazimierczuk, High-Frequency Magnetic Components. Wi-
ley Publishing, 2009.
[123] H. Wang and F. Blaabjerg, “Reliability of capacitors for dc-link
applications in power electronic converters: An overview,” IEEE
Transactions on Industry Applications, vol. 50, no. 5, pp. 3569–
3578, Sept 2014. DOI: 10.1109/TIA.2014.2308357
[124] I. Villar, “Multiphysical characterization of medium-frequency
power electronic transformers,” Ph.D. dissertation, Swiss Federal
Institute of Technology Lausanne, 2010.
[125] W. Zhang, D. Xu, P. N. Enjeti, H. Li, J. T. Hawke, and
H. S. Krishnamoorthy, “Survey on fault-tolerant techniques
for power electronic converters,” IEEE Transactions on Power
Electronics, vol. 29, no. 12, pp. 6319–6331, Dec 2014. DOI:
10.1109/TPEL.2014.2304561
[126] Y. Song and B. Wang, “Survey on reliability of power electronic
systems,” IEEE Transactions on Power Electronics, vol. 28, no. 1,
pp. 591–604, Jan 2013. DOI: 10.1109/TPEL.2012.2192503
[127] X. Pei, S. Nie, Y. Chen, and Y. Kang, “Open-circuit fault diagno-
sis and fault-tolerant strategies for full-bridge dc-dc converters,”
308
Bibliography
IEEE Transactions on Power Electronics, vol. 27, no. 5, pp. 2550–
2565, May 2012. DOI: 10.1109/TPEL.2011.2173589
[128] F. Huang and F. Flett, “Igbt fault protection based on di/dt
feedback control,” in Power Electronics Specialists Conference,
June 2007, pp. 1478–1484. DOI: 10.1109/PESC.2007.4342213
[129] L. F. Costa, G. Buticchi, and M. Liserre, “Highly efficient and
reliable dc-dc converter for smart transformer,” in 2017 IEEE
Applied Power Electronics Conference and Exposition (APEC),
March 2017, pp. 184–190. DOI: 10.1109/APEC.2017.7930691
[130] L. Costa, G. Buticchi, and M. Liserre, “Bidirectional
series-resonant dc-dc converter with fault-tolerance capabil-
ity for smart transformer,” in 2016 IEEE Energy Conversion
Congress and Exposition (ECCE), Sept 2016, pp. 1–7. DOI:
10.1109/ECCE.2016.7854899
[131] D. J. Costinett, “Analysis and design of high efficiency, high con-
version ratio, dc-dc power converters,” Ph.D. dissertation, Uni-
versity of Colorado at Boulder, 2010.
[132] S. Han, “High-power bi-directional dc/dc converters with con-
trolled device stresses,” Ph.D. dissertation, Georgia Institute of
Technology, 2012.
[133] H. van Hoek, “Design and operation considerations of three-phase
dual active bridge converters for low-power applications with wide
voltage ranges,” Ph.D. dissertation, RWTH Aachen University,
2017.
[134] N. Schibli, “Symmetrical multilevel converters with two quadrant
dc- dc feeding,” dissertation, Swiss Federal Institute of Technol-
ogy - Lausanne, 2000.
[135] F. Krismer and J. W. Kolar, “Closed form solution for minimum
conduction loss modulation of dab converters,” IEEE Transac-
tions on Power Electronics, vol. 27, no. 1, pp. 174–188, Jan 2012.
DOI: 10.1109/TPEL.2011.2157976
[136] T. Todorcˇevic´, R. van Kessel, P. Bauer, and J. A. Ferreira,
“A modulation strategy for wide voltage output in dab-based
309
Bibliography
dc-dc modular multilevel converter for deap wave energy con-
version,” IEEE Journal of Emerging and Selected Topics in
Power Electronics, vol. 3, no. 4, pp. 1171–1181, Dec 2015. DOI:
10.1109/JESTPE.2015.2449756
[137] G. Ortiz, D. Bortis, J. Kolar, and O. Apeldoorn, “Soft-switching
techniques for medium-voltage isolated bidirectional dc/dc con-
verters in solid state transformers,” in IECON 2012 - 38th Annual
Conference on IEEE Industrial Electronics Society, Oct 2012, pp.
5233–5240. DOI: 10.1109/IECON.2012.6389544
[138] “Infineon technologies ag,” https://www.infineon.com/, accessed:
2017-06-12.
[139] “Mouser electronics,” http://www.mouser.de/, accessed: 2017-
06-12.
[140] J. E. Huber, “Conceptualization and multi- objective analysis of
multi-cell solid-state transformers,” dissertation, Swiss Federal In-
stitute of Technology, 2017.
[141] R. Burkart, “Advanced modeling and multi-objective optimiza-
tion of power electronic converter systems,” dissertation, Swiss
Federal Institute of Technology, 2016.
[142] U. Drofenik, G. Laimer, and J. Kolar, “Theoretical converter
power density limits for forced convection cooling,” in Proceed-
ings of the International PCIM Europe Conference, June 2005.
[143] U. Drofenik and J. Kolar, “Analyzing the theoretical limits of
forced air-cooling by employing advanced composite materials
with thermal conductivities ¿ 400w/mk,” in CIPS 2006 - 4th In-
ternational Conference on Integrated Power Systems, June 2006,
pp. 323–328.
[144] U. Drofenik and J. Kolar, “Thermal power density barriers of con-
verter systems, proceedings of the 5th international conference on
integrated power electronics systems,” in CIPS 2008 - Interna-
tional Conference on Integrated Power Systems, March 2008.
[145] U. Drofenik, A. Stupar, and J. W. Kolar, “Analysis of theoretical
limits of forced-air cooling using advanced composite materials
310
Bibliography
with high thermal conductivities,” IEEE Transactions on Com-
ponents, Packaging, and Manufacturing Technology, vol. 1, no. 4,
pp. 528–535, April 2011.
[146] F. Elektronik, “Cooling systems,” access: 05.02.2019.
[147] Nasdaq, “Commodity price: copper,” access: 05.11.2017.
[148] D. Sha, G. Xu, and Y. Xu, “Utility direct interfaced
charger/discharger employing unified voltage balance control for
cascaded h-bridge units and decentralized control for cf-dab
modules,” IEEE Transactions on Industrial Electronics, vol. 64,
no. 10, pp. 7831–7841, Oct 2017. DOI: 10.1109/TIE.2017.2696511
[149] S. Vazquez, J. I. Leon, J. M. Carrasco, L. G. Franquelo, E. Gal-
van, M. Reyes, J. A. Sanchez, and E. Dominguez, “Analysis of
the power balance in the cells of a multilevel cascaded h-bridge
converter,” IEEE Transactions on Industrial Electronics, vol. 57,
no. 7, pp. 2287–2296, July 2010. DOI: 10.1109/TIE.2009.2034679
[150] Y. Yu, G. Konstantinou, B. Hredzak, and V. G. Agelidis, “Op-
eration of cascaded h-bridge multilevel converters for large-scale
photovoltaic power plants under bridge failures,” IEEE Transac-
tions on Industrial Electronics, vol. 62, no. 11, pp. 7228–7236,
Nov 2015. DOI: 10.1109/TIE.2015.2434995
[151] C. D. Fuentes, C. A. Rojas, H. Renaudineau, S. Kouro,
M. A. Perez, and T. Meynard, “Experimental validation of
a single dc bus cascaded h-bridge multilevel inverter for mul-
tistring photovoltaic systems,” IEEE Transactions on Indus-
trial Electronics, vol. 64, no. 2, pp. 930–934, Feb 2017. DOI:
10.1109/TIE.2016.2619661
[152] S. Rivera, B. Wu, S. Kouro, H. Wang, and D. Zhang, “Cas-
caded h-bridge multilevel converter topology and three-phase bal-
ance control for large scale photovoltaic systems,” in 2012 3rd
IEEE International Symposium on Power Electronics for Dis-
tributed Generation Systems (PEDG), June 2012, pp. 690–697.
DOI: 10.1109/PEDG.2012.6254077
[153] G. Farivar, B. Hredzak, and V. G. Agelidis, “Decoupled control
system for cascaded h-bridge multilevel converter based statcom,”
311
Bibliography
IEEE Transactions on Industrial Electronics, vol. 63, no. 1, pp.
322–331, Jan 2016. DOI: 10.1109/TIE.2015.2472358
[154] J. Rodriguez, S. Bernet, B. Wu, J. O. Pontt, and S. Kouro,
“Multilevel voltage-source-converter topologies for industrial
medium-voltage drives,” IEEE Transactions on Industrial Elec-
tronics, vol. 54, no. 6, pp. 2930–2945, Dec 2007. DOI:
10.1109/TIE.2007.907044
[155] J. Rodriguez, L. G. Franquelo, S. Kouro, J. I. Leon, R. C. Por-
tillo, M. . M. Prats, and M. A. Perez, “Multilevel converters:
An enabling technology for high-power applications,” Proceed-
ings of the IEEE, vol. 97, no. 11, pp. 1786–1817, Nov 2009. DOI:
10.1109/JPROC.2009.2030235
[156] T. Zhao, G. Wang, S. Bhattacharya, and A. Q. Huang, “Vol-
tage and power balance control for a cascaded h-bridge converter-
based solid-state transformer,” IEEE Transactions on Power
Electronics, vol. 28, no. 4, pp. 1523–1532, April 2013. DOI:
10.1109/TPEL.2012.2216549
[157] T. Zhao, G. Wang, S. Bhattacharya, and A. Q. Huang, “Vol-
tage and power balance control for a cascaded h-bridge converter-
based solid-state transformer,” IEEE Transactions on Power
Electronics, vol. 28, no. 4, pp. 1523–1532, April 2013. DOI:
10.1109/TPEL.2012.2216549
[158] J. Shi, W. Gou, H. Yuan, T. Zhao, and A. Q. Huang, “Re-
search on voltage and power balance control for cascaded mod-
ular solid-state transformer,” IEEE Transactions on Power
Electronics, vol. 26, no. 4, pp. 1154–1166, April 2011. DOI:
10.1109/TPEL.2011.2106803
[159] R. Teodorescu, M. Liserre, and P. Rodriguez, Grid Converters for
Photovoltaic and Wind Power Systems. United States: Wiley-
IEEE press, 1 2011. DOI: 10.1002/9780470667057
[160] H. Chung, H. Wang, F. Blaabjerg, and M. Pecht, Reliability of
Power Electronic Converter Systems, ser. Energy Engineering.
Institution of Engineering and Technology, 2015.
312
Bibliography
[161] Y. Song and B. Wang, “Survey on reliability of power electronic
systems,” IEEE Transactions on Power Electronics, vol. 28, no. 1,
pp. 591–604, Jan 2013. DOI: 10.1109/TPEL.2012.2192503
[162] H. Wang, M. Liserre, and F. Blaabjerg, “Toward reliable power
electronics: Challenges, design tools, and opportunities,” IEEE
Industrial Electronics Magazine, vol. 7, no. 2, pp. 17–26, June
2013. DOI: 10.1109/MIE.2013.2252958
[163] H. Wang, M. Liserre, F. Blaabjerg, P. de Place Rimmen,
J. B. Jacobsen, T. Kvisgaard, and J. Landkildehus, “Tran-
sitioning to physics-of-failure as a reliability driver in power
electronics,” IEEE Journal of Emerging and Selected Topics in
Power Electronics, vol. 2, no. 1, pp. 97–114, March 2014. DOI:
10.1109/JESTPE.2013.2290282
[164] K. Ma, H. Wang, and F. Blaabjerg, “New approaches to
reliability assessment: Using physics-of-failure for prediction
and design in power electronics systems,” IEEE Power Elec-
tronics Magazine, vol. 3, no. 4, pp. 28–41, Dec 2016. DOI:
10.1109/MPEL.2016.2615277
[165] E. McMurray, “Military handbook: Reliability prediction of elec-
tronic equipment,,” 1991.
313

Curriculum Vitae
Personal Data
Name Levy FERREIRA COSTA
Date of birth September 12th, 1986
Place of birth Fortaleza, Brazil
Nationality Brazilian
Education
2014 – 2018 PhD in Power Electronics, Kiel University, Germany
2011 – 2013 MSc in Electrical Engineering, UFSC, Brazil
2009 Exchange semester, FH-Ko¨ln, Germany
2006 – 2010 BSc in Electrical Engineering, UFCE, Brazil
2000 – 2004 Evolutivo High School, Fortaleza, Brazil
Work Experience
Since 2018 Scientist in Power Electronics Converter
ABB Coorporate Research Center, Switzerland
2014 – 2018 Research assistant at the Chair of Power Electronic
Christian-Albrecht-Universita¨t zu Kiel, Germany
2013 – 2014 Power Electronics Design Engineer
APC by Schneider Electric, Brazil
315
